From patchwork Thu Apr 17 10:33:44 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 28532 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-qg0-f71.google.com (mail-qg0-f71.google.com [209.85.192.71]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 7A292206A6 for ; Thu, 17 Apr 2014 10:51:54 +0000 (UTC) Received: by mail-qg0-f71.google.com with SMTP id f51sf550346qge.10 for ; Thu, 17 Apr 2014 03:51:54 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:date :message-id:in-reply-to:references:subject:precedence:list-id :list-unsubscribe:list-archive:list-post:list-help:list-subscribe :errors-to:sender:x-original-sender :x-original-authentication-results:mailing-list; bh=gSacjC06tGY4RAVn4EmmyUgy93Kz6cx//UxnaPhlbv0=; b=iVLXiHwdbViRv/EiOj5kaOBvliGeXtsOamuLaQ4Zm0FCvKrjKZlhFYS4Cddmhgimgl ruob79Xvdy98kNhJdv5psEwXAp0aaPJOidDpxVxZ6YcycnZYqis2trPsuk4xNoTLcpiB FMUJf0MJsc54iSxWMLr+RmqlnT4HYrgU6b+SYFrvBqX7sbgHP4ezl6vK2/NVUiUyUvQg vDOlmR/l8CP7vZMhV06ZNY9jrUTWIcLHpYcwtG0a9d9RF4EYpXzBpxvQDdmwIGWgLxGf EJJV+DCoMjhBaZOBi/XRSQsHK9WPS85j4UehqlB3wO/hKdXwVaiCeW1efDKfSptREADw DnOw== X-Gm-Message-State: ALoCoQldHd5SacVwg7uZpQN7n+GR7NQYUYdSSNWiK7OlPpKTHHtjuC96tcIJ9Gzn9v6cItDDLC/5 X-Received: by 10.224.6.198 with SMTP id a6mr5165828qaa.6.1397731914167; Thu, 17 Apr 2014 03:51:54 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.30.163 with SMTP id d32ls996175qgd.44.gmail; Thu, 17 Apr 2014 03:51:54 -0700 (PDT) X-Received: by 10.52.34.137 with SMTP id z9mr6733621vdi.12.1397731914089; Thu, 17 Apr 2014 03:51:54 -0700 (PDT) Received: from mail-ve0-f174.google.com (mail-ve0-f174.google.com [209.85.128.174]) by mx.google.com with ESMTPS id sn5si4380151vdc.29.2014.04.17.03.51.54 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Thu, 17 Apr 2014 03:51:54 -0700 (PDT) Received-SPF: neutral (google.com: 209.85.128.174 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.128.174; Received: by mail-ve0-f174.google.com with SMTP id oz11so285450veb.5 for ; Thu, 17 Apr 2014 03:51:54 -0700 (PDT) X-Received: by 10.58.23.6 with SMTP id i6mr11059751vef.12.1397731914017; Thu, 17 Apr 2014 03:51:54 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.221.72 with SMTP id ib8csp25039vcb; Thu, 17 Apr 2014 03:51:53 -0700 (PDT) X-Received: by 10.140.20.165 with SMTP id 34mr9303783qgj.77.1397731913663; Thu, 17 Apr 2014 03:51:53 -0700 (PDT) Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id k4si10338952qci.67.2014.04.17.03.51.53 for (version=TLSv1 cipher=RC4-SHA bits=128/128); Thu, 17 Apr 2014 03:51:53 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Received: from localhost ([::1]:59575 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1Wajv7-0000oB-BM for patch@linaro.org; Thu, 17 Apr 2014 06:51:53 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:50917) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1WajeC-0007nI-0L for qemu-devel@nongnu.org; Thu, 17 Apr 2014 06:34:24 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1WajeB-0002UL-4R for qemu-devel@nongnu.org; Thu, 17 Apr 2014 06:34:23 -0400 Received: from mnementh.archaic.org.uk ([2001:8b0:1d0::1]:47842) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1WajeA-0002OB-Uo for qemu-devel@nongnu.org; Thu, 17 Apr 2014 06:34:23 -0400 Received: from pm215 by mnementh.archaic.org.uk with local (Exim 4.80) (envelope-from ) id 1Wajdw-00020z-O4 for qemu-devel@nongnu.org; Thu, 17 Apr 2014 11:34:08 +0100 From: Peter Maydell To: qemu-devel@nongnu.org Date: Thu, 17 Apr 2014 11:33:44 +0100 Message-Id: <1397730846-7576-30-git-send-email-peter.maydell@linaro.org> X-Mailer: git-send-email 1.7.10.4 In-Reply-To: <1397730846-7576-1-git-send-email-peter.maydell@linaro.org> References: <1397730846-7576-1-git-send-email-peter.maydell@linaro.org> X-detected-operating-system: by eggs.gnu.org: Error: Malformed IPv6 address (bad octet value). X-Received-From: 2001:8b0:1d0::1 Subject: [Qemu-devel] [PULL 29/51] target-arm: Implement auxiliary fault status registers X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: , List-Help: , List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.maydell@linaro.org X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.128.174 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 Implement the auxiliary fault status registers AFSR0_EL1 and AFSR1_EL1. These are present on v7 and later, and have IMPDEF behaviour; we choose to RAZ/WI for all cores. Signed-off-by: Peter Maydell Reviewed-by: Peter Crosthwaite --- target-arm/helper.c | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/target-arm/helper.c b/target-arm/helper.c index ce1b59e..1c07d81 100644 --- a/target-arm/helper.c +++ b/target-arm/helper.c @@ -784,6 +784,15 @@ static const ARMCPRegInfo v7_cp_reginfo[] = { { .name = "AIDR", .state = ARM_CP_STATE_BOTH, .opc0 = 3, .opc1 = 1, .crn = 0, .crm = 0, .opc2 = 7, .access = PL1_R, .type = ARM_CP_CONST, .resetvalue = 0 }, + /* Auxiliary fault status registers: these also are IMPDEF, and we + * choose to RAZ/WI for all cores. + */ + { .name = "AFSR0_EL1", .state = ARM_CP_STATE_BOTH, + .opc0 = 3, .opc1 = 0, .crn = 5, .crm = 1, .opc2 = 0, + .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, + { .name = "AFSR1_EL1", .state = ARM_CP_STATE_BOTH, + .opc0 = 3, .opc1 = 0, .crn = 5, .crm = 1, .opc2 = 1, + .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, /* MAIR can just read-as-written because we don't implement caches * and so don't need to care about memory attributes. */