From patchwork Thu May 1 14:55:01 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 29505 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-qa0-f71.google.com (mail-qa0-f71.google.com [209.85.216.71]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id D61E020675 for ; Thu, 1 May 2014 15:15:21 +0000 (UTC) Received: by mail-qa0-f71.google.com with SMTP id ih12sf8782423qab.2 for ; Thu, 01 May 2014 08:15:21 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:date:message-id:in-reply-to :references:mime-version:cc:subject:precedence:list-id :list-unsubscribe:list-archive:list-post:list-help:list-subscribe :errors-to:sender:x-original-sender :x-original-authentication-results:mailing-list:content-type :content-transfer-encoding; bh=cSJnh3oX2HJ+NeWjpGEWm2ntzJAD0SH0/X/uE+j9wkc=; b=XfhFNwMkVwMeUNXiiUVUc6OzWTUmk3hrqervFH7L4+CSv4Ke/rxSa9s4WMeWJtIvS4 UU9kCR6pLXleZ+DRAOGKaApWiUxxN+GHD/9OwXE/w5+KcGes1ZoGdsid82TahYadjIgG pSd5h3XhRWH9w3TjfpeSZHkWAoMtF4roPea0aqePCV6SVdeETd0/zTl8Qk+NiXiJ9jL0 5miQymz4pbIsY5PAlhusHhkxSbOWO92WEwzhYy1bKPWe7CJzRxDu7+duws+z6aPhOmwB ZuNjvmOXR8+uM87LQifFKk4t0KAmj0vmMCeFyhJnnoZFUwL9BGVle5/IuaT51HVv/3W3 8uaw== X-Gm-Message-State: ALoCoQmDkdKsu1hUR52OXl7SnIUuc5BjjSg8XYii14SDNz9e+AH7cBo7qbBuz7HymLCkzvQbQDbl X-Received: by 10.58.210.2 with SMTP id mq2mr5599380vec.3.1398957321558; Thu, 01 May 2014 08:15:21 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.83.115 with SMTP id i106ls1061562qgd.97.gmail; Thu, 01 May 2014 08:15:21 -0700 (PDT) X-Received: by 10.58.201.5 with SMTP id jw5mr8954059vec.6.1398957321425; Thu, 01 May 2014 08:15:21 -0700 (PDT) Received: from mail-ve0-f173.google.com (mail-ve0-f173.google.com [209.85.128.173]) by mx.google.com with ESMTPS id kj3si6093295vdb.150.2014.05.01.08.15.21 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Thu, 01 May 2014 08:15:21 -0700 (PDT) Received-SPF: none (google.com: patch+caf_=patchwork-forward=linaro.org@linaro.org does not designate permitted sender hosts) client-ip=209.85.128.173; Received: by mail-ve0-f173.google.com with SMTP id pa12so3018563veb.18 for ; Thu, 01 May 2014 08:15:21 -0700 (PDT) X-Received: by 10.220.5.129 with SMTP id 1mr289729vcv.71.1398957321346; Thu, 01 May 2014 08:15:21 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.221.72 with SMTP id ib8csp31559vcb; Thu, 1 May 2014 08:15:21 -0700 (PDT) X-Received: by 10.224.151.82 with SMTP id b18mr14499688qaw.27.1398957320882; Thu, 01 May 2014 08:15:20 -0700 (PDT) Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id b39si12870855qge.156.2014.05.01.08.15.20 for (version=TLSv1 cipher=RC4-SHA bits=128/128); Thu, 01 May 2014 08:15:20 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Received: from localhost ([::1]:40191 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1Wfshk-0000dH-Cv for patch@linaro.org; Thu, 01 May 2014 11:15:20 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:46458) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1WfscJ-00021H-0S for qemu-devel@nongnu.org; Thu, 01 May 2014 11:09:44 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1WfscI-0000WY-8m for qemu-devel@nongnu.org; Thu, 01 May 2014 11:09:42 -0400 Received: from mnementh.archaic.org.uk ([2001:8b0:1d0::1]:47980) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1WfscH-0000WG-QI for qemu-devel@nongnu.org; Thu, 01 May 2014 11:09:41 -0400 Received: from pm215 by mnementh.archaic.org.uk with local (Exim 4.80) (envelope-from ) id 1WfsOB-0001wF-Cl; Thu, 01 May 2014 15:55:07 +0100 From: Peter Maydell To: Anthony Liguori Date: Thu, 1 May 2014 15:55:01 +0100 Message-Id: <1398956107-7411-5-git-send-email-peter.maydell@linaro.org> X-Mailer: git-send-email 1.7.10.4 In-Reply-To: <1398956107-7411-1-git-send-email-peter.maydell@linaro.org> References: <1398956107-7411-1-git-send-email-peter.maydell@linaro.org> MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Error: Malformed IPv6 address (bad octet value). X-Received-From: 2001:8b0:1d0::1 Cc: qemu-devel@nongnu.org Subject: [Qemu-devel] [PULL 04/10] target-arm: Make vbar_write 64bit friendly on 32bit hosts X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: , List-Help: , List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.maydell@linaro.org X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: patch+caf_=patchwork-forward=linaro.org@linaro.org does not designate permitted sender hosts) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 From: "Edgar E. Iglesias" Signed-off-by: Edgar E. Iglesias Reviewed-by: Alex Bennée Message-id: 1398926097-28097-2-git-send-email-edgar.iglesias@gmail.com Signed-off-by: Peter Maydell --- target-arm/helper.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/target-arm/helper.c b/target-arm/helper.c index 7c083c3..7823e8c 100644 --- a/target-arm/helper.c +++ b/target-arm/helper.c @@ -657,7 +657,7 @@ static void vbar_write(CPUARMState *env, const ARMCPRegInfo *ri, * contexts. (ARMv8 would permit us to do no masking at all, but ARMv7 * requires the bottom five bits to be RAZ/WI because they're UNK/SBZP.) */ - env->cp15.c12_vbar = value & ~0x1Ful; + env->cp15.c12_vbar = value & ~0x1FULL; } static uint64_t ccsidr_read(CPUARMState *env, const ARMCPRegInfo *ri)