From patchwork Wed Jan 24 23:26:24 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 125762 Delivered-To: patch@linaro.org Received: by 10.46.66.141 with SMTP id h13csp749159ljf; Wed, 24 Jan 2018 16:08:25 -0800 (PST) X-Google-Smtp-Source: AH8x224CecrlFHinx4ECWlD0Cnmdto3NaHYgEwOiH63y/9Vw7wfF6ZDL6nV1HcbYxJtAjrMTxDcM X-Received: by 10.129.131.209 with SMTP id t200mr6746537ywf.403.1516838905764; Wed, 24 Jan 2018 16:08:25 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1516838905; cv=none; d=google.com; s=arc-20160816; b=dbUNWHdMg8A1ukdAzYka3WNsDtmxSWDl4TMAxxVzisv6DzSxo1WcdualN63cflCp0h sih14FwJVXd9zvtSfym8AqVnHB90OGkkw6rbAiNnkas83aDPYcwDQh46DI5Yon3mxvIY MtSmjgf/AigVd3FSHQYiIwhhyH1I06DwmsCEvgE7KGiH7WClNKN4KJaHOYJZxMR23xRB frRXA67q7e8b0aTjvRBJCwr8h4ZrVrFuDvpF9fMZ9+wLwERb3BlcxUaLNJUK5kPLhYFs S+vdPhUqYWgwiQhWwqPwInNcHNVWcDgcZia/KhnZPWaGaKwiLCkwfzc5ZZ14WvDRZY3t ArBA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature:arc-authentication-results; bh=2tOlTE3fGONKVXMFT49Q6MX6S2UmKToc68yykLOO3mU=; b=b91Om6A0y/0Tv1m2dK6qtcTLO5Kp9PhTxTUEaRefN2QTF9JDywebGf6xOGP4u5Qob7 bpjsx9GYOhBtz8JRniCmoCRW86fL14pcQs9Bu3BSTOCRYSpQTxFQp3vG3hNMcuY+S32u 2cdYKLvReADybzbYiRSYde+TWcBqji/DpNIq0H83uSwMq414n6KGhz67T+zNZl3LbyMp 2QyDMtni7YbS4kFZha9Ppw9PgeZsbPOrpIbHH5SAX8ysrzDU0GsTOAaHn7UUhXe5ciht /69RKhEMbWrNScxLEFrdKMGzRZY+YrVWTBtT245VJXLyZ0ApDL7CQRGLg1Ix0CGR955L tg/Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=E8ss0iRS; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id u204si1405974yba.625.2018.01.24.16.08.25 for (version=TLS1 cipher=AES128-SHA bits=128/128); Wed, 24 Jan 2018 16:08:25 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=E8ss0iRS; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:56053 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eeV5d-0003cb-5Q for patch@linaro.org; Wed, 24 Jan 2018 19:08:25 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:51578) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eeUSB-0005KX-Up for qemu-devel@nongnu.org; Wed, 24 Jan 2018 18:27:41 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1eeUS7-0002Np-BN for qemu-devel@nongnu.org; Wed, 24 Jan 2018 18:27:39 -0500 Received: from mail-pg0-x243.google.com ([2607:f8b0:400e:c05::243]:40649) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1eeUS7-0002NE-63 for qemu-devel@nongnu.org; Wed, 24 Jan 2018 18:27:35 -0500 Received: by mail-pg0-x243.google.com with SMTP id g16so3813329pgn.7 for ; Wed, 24 Jan 2018 15:27:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references; bh=2tOlTE3fGONKVXMFT49Q6MX6S2UmKToc68yykLOO3mU=; b=E8ss0iRSqbV1w8K50eWLex8TVwEVsCkVnP5tP1uH/t9xIo3Qu64YbN63BgmsaSxpQ9 V3MXHsoU0T5iRpX/8uVqzSbvdrd5McuWLiwnixEm0eEyE6xwLerXOhQ8z8QbtmbmChgL LNc2aKj7pflMo8255y08XfPfNZMAPaLuJZP+E= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references; bh=2tOlTE3fGONKVXMFT49Q6MX6S2UmKToc68yykLOO3mU=; b=qHmu/a0AxMBT2iBdihvARvtOGIh4eAmuAw2WM0cpob9MaQnf+/WSJTifjwDHRRaZJX OxvAMh5FVsC1WI2ctkI/5C/A96g+oVpHyu68zktH3o9BFhFJAx/fyKrfhKjiePllA1NK w0HsJFum+tPXt6EOAG0OdHsb3zmH2jo7p35KTm3zS+S6vzkQgGvnyAHQvj2kv8SdndXX QJ/C76bg8vzmuvjk283inLNjuy2OV96IT0XkIq6/c3p20GY7htrjCO0DEI/QzCnWlHxW U/ErdcUqytRO/5uN3+83/ENgp2o0DgA0TKNHZt/+V34KSGuZ0WGbwj+5Ap9RUhjGYx0N 6Wnw== X-Gm-Message-State: AKwxyte3iYk6Tkt6X66WV4PRzfu+dmBmpZoDtGnQE2gKQ/5pA/jLSQWv LheYBpsIbk4WuGJd/SzKm2sJ+AwOezU= X-Received: by 2002:a17:902:e83:: with SMTP id 3-v6mr3732795plx.274.1516836453960; Wed, 24 Jan 2018 15:27:33 -0800 (PST) Received: from cloudburst.twiddle.net (174-21-6-47.tukw.qwest.net. [174.21.6.47]) by smtp.gmail.com with ESMTPSA id z19sm9760028pfh.185.2018.01.24.15.27.32 for (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 24 Jan 2018 15:27:33 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Wed, 24 Jan 2018 15:26:24 -0800 Message-Id: <20180124232625.30105-45-richard.henderson@linaro.org> X-Mailer: git-send-email 2.14.3 In-Reply-To: <20180124232625.30105-1-richard.henderson@linaro.org> References: <20180124232625.30105-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c05::243 Subject: [Qemu-devel] [PATCH v3 44/45] target/hppa: Fix 32-bit operand masks for 0E FCVT X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" We masked the wrong bits, which prevented some of the 32-bit R registers. E.g. "fcnvxf,sgl,sgl fr22R,fr6R". Signed-off-by: Richard Henderson --- target/hppa/translate.c | 14 +++++++------- 1 file changed, 7 insertions(+), 7 deletions(-) -- 2.14.3 diff --git a/target/hppa/translate.c b/target/hppa/translate.c index b9b097acc9..c62ee72615 100644 --- a/target/hppa/translate.c +++ b/target/hppa/translate.c @@ -4381,34 +4381,34 @@ static const DisasInsn table_float_0e[] = { /* floating point class one */ /* float/float */ { 0x38000a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_d_s }, - { 0x38002200, 0xfc1fffc0, FOP_DEW = gen_helper_fcnv_s_d }, + { 0x38002200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_s_d }, /* int/float */ - { 0x38008200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_w_s }, + { 0x38008200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_w_s }, { 0x38008a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_dw_s }, { 0x3800a200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_w_d }, { 0x3800aa00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_dw_d }, /* float/int */ - { 0x38010200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_s_w }, + { 0x38010200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_s_w }, { 0x38010a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_d_w }, { 0x38012200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_s_dw }, { 0x38012a00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_d_dw }, /* float/int truncate */ - { 0x38018200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_t_s_w }, + { 0x38018200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_t_s_w }, { 0x38018a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_t_d_w }, { 0x3801a200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_t_s_dw }, { 0x3801aa00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_t_d_dw }, /* uint/float */ - { 0x38028200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_uw_s }, + { 0x38028200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_uw_s }, { 0x38028a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_udw_s }, { 0x3802a200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_uw_d }, { 0x3802aa00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_udw_d }, /* float/uint */ - { 0x38030200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_s_uw }, + { 0x38030200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_s_uw }, { 0x38030a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_d_uw }, { 0x38032200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_s_udw }, { 0x38032a00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_d_udw }, /* float/uint truncate */ - { 0x38038200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_t_s_uw }, + { 0x38038200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_t_s_uw }, { 0x38038a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_t_d_uw }, { 0x3803a200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_t_s_udw }, { 0x3803aa00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_t_d_udw },