From patchwork Fri Jun 22 14:12:01 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Alex_Benn=C3=A9e?= X-Patchwork-Id: 139670 Delivered-To: patch@linaro.org Received: by 2002:a2e:970d:0:0:0:0:0 with SMTP id r13-v6csp954001lji; Fri, 22 Jun 2018 07:40:23 -0700 (PDT) X-Google-Smtp-Source: AAOMgpf60puubBqAQlFlOfv4qY3dq5unrkycEimgOo4lT86LdmzQ1YqaKAQuBzRRSk0JKLxa3y3E X-Received: by 2002:a37:3755:: with SMTP id e82-v6mr1604803qka.131.1529678423195; Fri, 22 Jun 2018 07:40:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529678423; cv=none; d=google.com; s=arc-20160816; b=ioNjguAU5OY6BdNofANts//jwvrbx0IRFCLLQA68Brrb06NPq2mKoghMnCKmzYEQuF vPYgtjkE7AZ5QVh+Xi7mRD344Hj4UwqiNn8eaJvwV3gPzo1rc7Ax80JvGDPxL6bTzqgb hLd2MT1v/z2/anNZoujXJb+PeQWZasUktVSvLYsqrH1OVNFoSG5ofy3VqXaO7eWKOL4R ZTHl8CIezQI7AVIlAfgydsdI8/qlgbkKksByhxdIwyIae7MQi41a1v9uiXK2/Ybbv2p1 4K/xnn3T8k5lEAhJRqWHmbGFJh6PU9n6VQDzzSRFYshC/0+umfwPNt8aNnPGibfFBxp3 +N6w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:to:from:dkim-signature:arc-authentication-results; bh=dclRwBk0m7BKfnhe6PaRdYoaCNDPARqLQaSD7Izq0Vk=; b=MIpnw2jj9ocXACCWRovD96EWbZafYgntpp3gcGrP9Da1JrGNJFVOFwNLgyUatQARZ9 xxWIlXGR+PMr2G0dShTpUw1PI69DtF6WDSXGIoSewgStIfFjWbZQ5uN5htETvlhlXwNo XNtMLkjaiWqZAG/xlHYZTYz8F184d7GNA+M0aKJ3ynSQOL1FYJsMYP1D8s6DJJvtHOet HBRUJ/GxG+wmfLzdiD056d2GreVLAa5g8zRrvMikiyfiOEumLeYrE9sON7c6MBUk4vme D2UeDKwf9jQBfaekTtf2v8oVt3lgdHyHnCpg2DuAPFKtI7oqcgracQ5ni17/bol2XX1F 8pUQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=cVanLzaq; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id u33-v6si739174qvh.5.2018.06.22.07.40.22 for (version=TLS1 cipher=AES128-SHA bits=128/128); Fri, 22 Jun 2018 07:40:23 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=cVanLzaq; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:34470 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fWNEc-0004kH-8k for patch@linaro.org; Fri, 22 Jun 2018 10:40:22 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:41761) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fWMww-0005uE-J7 for qemu-devel@nongnu.org; Fri, 22 Jun 2018 10:22:07 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1fWMwt-0003Vp-Af for qemu-devel@nongnu.org; Fri, 22 Jun 2018 10:22:06 -0400 Received: from mail-wm0-x241.google.com ([2a00:1450:400c:c09::241]:52252) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1fWMwt-0003V5-38 for qemu-devel@nongnu.org; Fri, 22 Jun 2018 10:22:03 -0400 Received: by mail-wm0-x241.google.com with SMTP id p126-v6so2445853wmb.2 for ; Fri, 22 Jun 2018 07:22:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=dclRwBk0m7BKfnhe6PaRdYoaCNDPARqLQaSD7Izq0Vk=; b=cVanLzaqslUX++f2Qi3dpvH2sNb42eTqSfLOhIUzxnal2/hq64/Z4ggYePtQgCjOnC AJ07Uw2aUo1w6Q2HS6rclWdUUNVxTloXuHr7C8/4tZB3mSgZitXggkhsxr01bymoHDsl 0OltETpAQMGtmw3PeHuewxEdKmiVVQkHgumyA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=dclRwBk0m7BKfnhe6PaRdYoaCNDPARqLQaSD7Izq0Vk=; b=OMcA40NXFg+lQ4VVAwHBS2wszZ7xLnNHtFnFq88L2NtkH6qdcayiy8pJyOibUXMk0T 44txJON6qZ63WRxo5WPRzRKJdQiA+88Tcmtc4JHb+TtthkF+pwf0PUDCGBYaOmT0SQRU 0XlO3HHB+TAoOAkWvXHKdL/fKzUBYWY4g/ymqGrDejajveix37Urk1N82Oh2WYn7idyb QIzfxYqc5SOI7h+9pnb9ghaI9HmGcg99Hi92jh+vXEinvcGVl4I80kk31aI4bLc9JIzJ votdY4lLNmAtbDC+aqlcOh/BAcw4xSSrnNliDNeu5D/z2HlIx0sDhbWjUgP/mdOPOljr /WDw== X-Gm-Message-State: APt69E3jaLhZ5Gr6fSOePsAKiYjiQEwneDWzRrxcWzFK9F9/uMYuqqSd yJvyuoK508j1YrVYxcPiAwkBXQ== X-Received: by 2002:a1c:8cd:: with SMTP id 196-v6mr2009334wmi.46.1529677321982; Fri, 22 Jun 2018 07:22:01 -0700 (PDT) Received: from zen.linaro.local ([81.128.185.34]) by smtp.gmail.com with ESMTPSA id y8-v6sm10734164wrs.0.2018.06.22.07.22.00 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 22 Jun 2018 07:22:00 -0700 (PDT) Received: from zen.linaroharston (localhost [127.0.0.1]) by zen.linaro.local (Postfix) with ESMTP id 355413E0C8C; Fri, 22 Jun 2018 15:12:06 +0100 (BST) From: =?utf-8?q?Alex_Benn=C3=A9e?= To: peter.maydell@linaro.org Date: Fri, 22 Jun 2018 15:12:01 +0100 Message-Id: <20180622141205.16306-19-alex.bennee@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180622141205.16306-1-alex.bennee@linaro.org> References: <20180622141205.16306-1-alex.bennee@linaro.org> MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:400c:c09::241 Subject: [Qemu-devel] [RISU PATCH v4 18/22] risu_reginfo_aarch64: left justify regnums and drop masks X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: =?utf-8?q?Alex_Benn=C3=A9e?= , qemu-arm@nongnu.org, richard.henderson@linaro.org, qemu-devel@nongnu.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Left justification is more pleasing to the eye than the default. We also drop the masking which isn't needed as we are casting to a smaller size anyway. This was split out of Richard's re-factoring work for SVE. Signed-off-by: Alex Bennée Reviewed-by: Richard Henderson --- risu_reginfo_aarch64.c | 14 +++++++------- 1 file changed, 7 insertions(+), 7 deletions(-) -- 2.17.1 diff --git a/risu_reginfo_aarch64.c b/risu_reginfo_aarch64.c index 5da9e39..3ccaf0e 100644 --- a/risu_reginfo_aarch64.c +++ b/risu_reginfo_aarch64.c @@ -90,7 +90,7 @@ int reginfo_dump(struct reginfo *ri, FILE * f) fprintf(f, " faulting insn %08x\n", ri->faulting_insn); for (i = 0; i < 31; i++) { - fprintf(f, " X%2d : %016" PRIx64 "\n", i, ri->regs[i]); + fprintf(f, " X%-2d : %016" PRIx64 "\n", i, ri->regs[i]); } fprintf(f, " sp : %016" PRIx64 "\n", ri->sp); @@ -100,9 +100,9 @@ int reginfo_dump(struct reginfo *ri, FILE * f) fprintf(f, " fpcr : %08x\n", ri->fpcr); for (i = 0; i < 32; i++) { - fprintf(f, " V%2d : %016" PRIx64 "%016" PRIx64 "\n", i, + fprintf(f, " V%-2d : %016" PRIx64 "%016" PRIx64 "\n", i, (uint64_t) (ri->simd.vregs[i] >> 64), - (uint64_t) (ri->simd.vregs[i] & 0xffffffffffffffff)); + (uint64_t) (ri->simd.vregs[i])); } return !ferror(f); @@ -119,7 +119,7 @@ int reginfo_dump_mismatch(struct reginfo *m, struct reginfo *a, FILE * f) } for (i = 0; i < 31; i++) { if (m->regs[i] != a->regs[i]) { - fprintf(f, " X%2d : %016" PRIx64 " vs %016" PRIx64 "\n", + fprintf(f, " X%-2d : %016" PRIx64 " vs %016" PRIx64 "\n", i, m->regs[i], a->regs[i]); } } @@ -148,13 +148,13 @@ int reginfo_dump_mismatch(struct reginfo *m, struct reginfo *a, FILE * f) for (i = 0; i < 32; i++) { if (m->simd.vregs[i] != a->simd.vregs[i]) { - fprintf(f, " V%2d : " + fprintf(f, " V%-2d : " "%016" PRIx64 "%016" PRIx64 " vs " "%016" PRIx64 "%016" PRIx64 "\n", i, (uint64_t) (m->simd.vregs[i] >> 64), - (uint64_t) (m->simd.vregs[i] & 0xffffffffffffffff), + (uint64_t) m->simd.vregs[i], (uint64_t) (a->simd.vregs[i] >> 64), - (uint64_t) (a->simd.vregs[i] & 0xffffffffffffffff)); + (uint64_t) a->simd.vregs[i]); } }