From patchwork Mon Dec 3 20:38:32 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 152743 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7273032ljp; Mon, 3 Dec 2018 12:44:42 -0800 (PST) X-Google-Smtp-Source: AFSGD/VvGbscnAZ4+uXtJ5Gksdi7iMmR/NTKZm2SpNXux3nsSi6pP1biAGYHDTres3N7o0DvlWEL X-Received: by 2002:ac8:1a77:: with SMTP id q52mr16368713qtk.329.1543869882462; Mon, 03 Dec 2018 12:44:42 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543869882; cv=none; d=google.com; s=arc-20160816; b=Zmegd1Kw20wrFklBo5UJUFP5/aasBYw3doG8foRhCEHU/wAUB+cE5qnh4Llzcwc7Mg +FvLLtt9i+mukfZtrU4ZZyCyIbWle1949QEbiZS69MNQxIB4Ln3KoamsAHNQDGVW4a/T a7gZ3TWQbg4NriR5xDNesSWs1TeyM1ViyYAQC2P5dxDwHHJ7JhFJpJM+MCA9/Yex8OSg HYq2n2VmYwTN0zGxb/D4z3ezH9Ux44FelexeGF4IvlwcLlXm7CDinDROR2E+2FWaT78U 2Q8hQk1xg1sdFDtNr/zuuRr+ra1jfkKqbmZBc/vLDDcvcYT71i8HN4XHTq/7LnIZHGg7 0V5Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature; bh=ix6H+z3qtd8RuPgl3+zw+eNU6SEZ44uGBR+mWxb3seg=; b=zUO+PpQdgMU1vsjAiWV8k9/5vrL7hGqHe2dbhsxlhittTthFBTM1MCGxfF0yedm+RI /aH+Ws0gFUt9CVmeYTcUpFDn2MCKHZEUCRezyidFGuMELi1+ojcmJ04nszifLJKDfH7+ /2mCdpUG9TAKUyQihkdyhrtLSW6WRJWluiAR54N8OU4Idq5liN+98auTbMrY9P9tM40G /bV3tYMMlGMrILXkl7ttOpKS1Cz7pHbrqW/9UYMkuGduzc6BfIXFena9AAcPxmXDneKq nlRpvDvk4jKJfxvcKrJ5/ef2sc6D88COlH4rgi9gGyMtQXS7plgDbo1VpcKo6Vid8w1/ NQeg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=CazHyfJr; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id w7si3940687qte.36.2018.12.03.12.44.42 for (version=TLS1 cipher=AES128-SHA bits=128/128); Mon, 03 Dec 2018 12:44:42 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=CazHyfJr; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:52383 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gTv57-00033u-SN for patch@linaro.org; Mon, 03 Dec 2018 15:44:41 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:42284) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gTuzS-0005zO-B8 for qemu-devel@nongnu.org; Mon, 03 Dec 2018 15:38:51 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gTuzQ-0005e2-Pj for qemu-devel@nongnu.org; Mon, 03 Dec 2018 15:38:50 -0500 Received: from mail-ot1-x331.google.com ([2607:f8b0:4864:20::331]:36564) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gTuzQ-0005cS-KL for qemu-devel@nongnu.org; Mon, 03 Dec 2018 15:38:48 -0500 Received: by mail-ot1-x331.google.com with SMTP id k98so12988541otk.3 for ; Mon, 03 Dec 2018 12:38:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=ix6H+z3qtd8RuPgl3+zw+eNU6SEZ44uGBR+mWxb3seg=; b=CazHyfJrk1/sVVb1M1QKf7oleuEi7j/AuLUtWCTga+DIrwSq+DampGFE02mPGKqDO+ ZHcLg8DEeRP5E1DZ8o13FLCmoh7uloiF420tr6v0sZZFRC6d+Xx27xRHnaPCnR74b6An kCtE97pjLN+tmRXQ+1YsGH9kjVylyur36uAAk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=ix6H+z3qtd8RuPgl3+zw+eNU6SEZ44uGBR+mWxb3seg=; b=iTRM4n4E1x1X5hi12FojpV/8DAMNlAd9ysoWp6O/eLdPUPQfdX3m+a8gjZRdGnkIqP Y8q90ubAd5ELa3bCfFD/PKqelNeoNnGowWNCqEL5ycUvx0GM+QkkPQEHiAVmJ/FvwsTw PkTKNMWZd1fE4ztHCCk0FowDwoIkgIU59M4vFu0b8YLXGGLEpG9REiC0tp4fn/6CzceA jj/ZjN4B8mJ+BF16h5nlPajoUCJb4JXJaY0LPM6PnXFvyKlmVKZ6KgCElDjucAQDIoZH +Au4DrUHpZ8zDJIQS8Yd6y6Mt7FIwkx1meYxAWvOWdCORIdnV0WiDCiRJkmS5LO4tjKZ QPbg== X-Gm-Message-State: AA+aEWbNXsYW47x7kjMxoTbudlN7dZuMoiVIIuUbgwlLHEkU1khvF8wt bKS/HDo9ihousSJAmgnCzSj/Yyjwcgg= X-Received: by 2002:a9d:dc3:: with SMTP id 61mr10944724ots.345.1543869527667; Mon, 03 Dec 2018 12:38:47 -0800 (PST) Received: from cloudburst.twiddle.net (172.189-204-159.bestel.com.mx. [189.204.159.172]) by smtp.gmail.com with ESMTPSA id m133sm6330063oib.52.2018.12.03.12.38.46 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Mon, 03 Dec 2018 12:38:47 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Mon, 3 Dec 2018 14:38:32 -0600 Message-Id: <20181203203839.757-4-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.2 In-Reply-To: <20181203203839.757-1-richard.henderson@linaro.org> References: <20181203203839.757-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::331 Subject: [Qemu-devel] [PATCH v2 03/10] target/arm: Add SCR_EL3 bits up to ARMv8.5 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Post v8.4 bits taken from SysReg_v85_xml-00bet8. Signed-off-by: Richard Henderson --- target/arm/cpu.h | 10 ++++++++++ 1 file changed, 10 insertions(+) -- 2.17.2 Reviewed-by: Peter Maydell diff --git a/target/arm/cpu.h b/target/arm/cpu.h index 79d58978f7..20d97b66de 100644 --- a/target/arm/cpu.h +++ b/target/arm/cpu.h @@ -1302,6 +1302,16 @@ static inline void xpsr_write(CPUARMState *env, uint32_t val, uint32_t mask) #define SCR_ST (1U << 11) #define SCR_TWI (1U << 12) #define SCR_TWE (1U << 13) +#define SCR_TLOR (1U << 14) +#define SCR_TERR (1U << 15) +#define SCR_APK (1U << 16) +#define SCR_API (1U << 17) +#define SCR_EEL2 (1U << 18) +#define SCR_EASE (1U << 19) +#define SCR_NMEA (1U << 20) +#define SCR_FIEN (1U << 21) +#define SCR_ENSCXT (1U << 25) +#define SCR_ATA (1U << 26) #define SCR_AARCH32_MASK (0x3fff & ~(SCR_RW | SCR_ST)) #define SCR_AARCH64_MASK (0x3fff & ~SCR_NET)