From patchwork Fri Apr 26 17:24:13 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 162954 Delivered-To: patch@linaro.org Received: by 2002:a02:c6d8:0:0:0:0:0 with SMTP id r24csp1008875jan; Fri, 26 Apr 2019 10:30:31 -0700 (PDT) X-Google-Smtp-Source: APXvYqx50BtFB+LCnr11pvBUTtSIk0pYFIti8HnxzExce22lYRHJup2aGj+ReNolq0YE2CwYSg3e X-Received: by 2002:adf:9144:: with SMTP id j62mr33385152wrj.320.1556299831037; Fri, 26 Apr 2019 10:30:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1556299831; cv=none; d=google.com; s=arc-20160816; b=hD3pCZC5j4jgceVtyMwi1P8gxEuUfk7pTDGiXlLoITgDeCI62cF293Z4DQoRL1zMQm h/Uh4H8i8z72zn+CvNlNVVTtsENlhjyiCzqLU9Nz4j+iDdr1LUl6yeEO/ELehVTOnioM 5TGfbwWa0/Km/SkZ3S79pO+zhAVnFP7CtfG3Xlwc7Y6AkmK99gq4ULOE2+mxK6awCK0m reHWUPi34n4KHslVunlx0WXNQuF8qQwCH1jI2dWcXxqBsUsz4WNROEHLXXSOSxnKM+5V 9GGm4LoEtwnOPwbcQHle5Gf1zVhgh5uGTLNFLQp3HtD48sZgprdfCeK96WBPppM4vCM4 YUsg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:to:from:dkim-signature; bh=qG8cIyjXu/sgNDmtduLrdTs106BZZN6hG6Kr2t2NXJo=; b=air0bPVEtguy7ZHytmy33qSi9pEwnDC8+E/gW27LhiejhCYy3Xgc40LIR9dpKucH5h L0wYR9iq5Y5FiXyTvGiVXZWIeArsxwupL38/SD8amgy7kQoy++/Y9LDdh8MqqeITjB10 0reL0mMUW+lKSYHoAQhLDCHNzofhzRpcbTT7ZrRToALtfo0bVrSTDGm77Cdob81gnu/2 4yxlO5SCqUoxLsN+Yt87qTM2iynWzXqWy/nHRzx3reUyxbcKE9ocya2vlpAdezR0sX9S Y62i0N/0PMaFFZCe70p3URVZR/5Vbzuw2LohH6fU+m2/r5OMIBrNXgqIElmPeuzMZJH8 zl5Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=xfk8zAr5; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id x16si9224890wrr.55.2019.04.26.10.30.30 for (version=TLS1 cipher=AES128-SHA bits=128/128); Fri, 26 Apr 2019 10:30:31 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=xfk8zAr5; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1]:49997 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hK4g9-0005Lg-Vd for patch@linaro.org; Fri, 26 Apr 2019 13:30:30 -0400 Received: from eggs.gnu.org ([209.51.188.92]:47984) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hK4aQ-0008Tq-P0 for qemu-devel@nongnu.org; Fri, 26 Apr 2019 13:24:35 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1hK4aP-0006VT-MA for qemu-devel@nongnu.org; Fri, 26 Apr 2019 13:24:34 -0400 Received: from mail-pg1-x531.google.com ([2607:f8b0:4864:20::531]:37923) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1hK4aP-0006SD-Fh for qemu-devel@nongnu.org; Fri, 26 Apr 2019 13:24:33 -0400 Received: by mail-pg1-x531.google.com with SMTP id j26so1936424pgl.5 for ; Fri, 26 Apr 2019 10:24:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=qG8cIyjXu/sgNDmtduLrdTs106BZZN6hG6Kr2t2NXJo=; b=xfk8zAr56yHDNB6Km7PICzN7QktqkbjB3oJK4JWsnqfeuDPLLbArlx4VS/clmd4hTu 6ba7WpAE7fM31v1aKdZPcyDgT9VHAY4vXZFt41Mox95bVZMITnQy0r8iE9kRoSjlwBXM UUMFBbtnmHQOeWdMu1m6h3rR3O19BusieUhGUvdMKDik68/CqO8OpnQTw/et+jswBrxF Fgk/7B3/nqSaFnwzJXM0DWHJ5h5CyAfDLFfM5M6Gb29sN5UEopYvA/4FgISpOibuaKPy 4rwBwFz3p9L8bmvvmFTBzAbPs+N4Cj3f6E1Pkmk6aHP6ncP2owjLZUrbmK5TVMPFEjJa 81yA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=qG8cIyjXu/sgNDmtduLrdTs106BZZN6hG6Kr2t2NXJo=; b=GF/Wqs5nWAaap6qYGCIaPUcbhpC0oYY5/5lSLQbQ6LjT1JvmsQXo/3RzK7j5PznCN4 sT/EAKz5gMGNsDjKFeNcW0fRYzyyfpr5d9lCviyIwOj8J1K4oBYjVVaBxEK30MOx91k7 NE+Wmo1IaN6tkcFBVYvcl+08vTwMcbkvNUvdlZr9RXAC9dNtsiTIWcZL8mU9U/MXbQ+Y yPfmOQNXNkNimpQqSzkCs4SYGZWZ1Q/x/fBSnoYjKWrXbu2ZANEnIiTu70jwvS0+P1p/ lF0Blw8/G5aJfoqAduantwmnstgTR/jayokIwX9Wso+uAqIFyYczYwmcPGt9FwWjEWuQ WppQ== X-Gm-Message-State: APjAAAUts7WD09z9aELc09hceTKk4VKZeYkZRr+ipVOhE5+5glY8KXI+ eyJe8DtV3Q49g3kSuiokuxx+qvjfrKo= X-Received: by 2002:a63:f444:: with SMTP id p4mr44903840pgk.32.1556299472193; Fri, 26 Apr 2019 10:24:32 -0700 (PDT) Received: from localhost.localdomain (97-113-179-147.tukw.qwest.net. [97.113.179.147]) by smtp.gmail.com with ESMTPSA id j5sm7901762pfg.186.2019.04.26.10.24.31 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 26 Apr 2019 10:24:31 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Fri, 26 Apr 2019 10:24:13 -0700 Message-Id: <20190426172421.27133-8-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190426172421.27133-1-richard.henderson@linaro.org> References: <20190426172421.27133-1-richard.henderson@linaro.org> MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::531 Subject: [Qemu-devel] [PULL 07/15] tcg/aarch64: Support INDEX_op_extract2_{i32, i64} X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Reviewed-by: Philippe Mathieu-Daudé Signed-off-by: Richard Henderson --- tcg/aarch64/tcg-target.h | 4 ++-- tcg/aarch64/tcg-target.inc.c | 11 +++++++++++ 2 files changed, 13 insertions(+), 2 deletions(-) -- 2.17.1 diff --git a/tcg/aarch64/tcg-target.h b/tcg/aarch64/tcg-target.h index 6600a54a02..ce2bb1f90b 100644 --- a/tcg/aarch64/tcg-target.h +++ b/tcg/aarch64/tcg-target.h @@ -77,7 +77,7 @@ typedef enum { #define TCG_TARGET_HAS_deposit_i32 1 #define TCG_TARGET_HAS_extract_i32 1 #define TCG_TARGET_HAS_sextract_i32 1 -#define TCG_TARGET_HAS_extract2_i32 0 +#define TCG_TARGET_HAS_extract2_i32 1 #define TCG_TARGET_HAS_movcond_i32 1 #define TCG_TARGET_HAS_add2_i32 1 #define TCG_TARGET_HAS_sub2_i32 1 @@ -114,7 +114,7 @@ typedef enum { #define TCG_TARGET_HAS_deposit_i64 1 #define TCG_TARGET_HAS_extract_i64 1 #define TCG_TARGET_HAS_sextract_i64 1 -#define TCG_TARGET_HAS_extract2_i64 0 +#define TCG_TARGET_HAS_extract2_i64 1 #define TCG_TARGET_HAS_movcond_i64 1 #define TCG_TARGET_HAS_add2_i64 1 #define TCG_TARGET_HAS_sub2_i64 1 diff --git a/tcg/aarch64/tcg-target.inc.c b/tcg/aarch64/tcg-target.inc.c index d57f9e500f..8b93598bce 100644 --- a/tcg/aarch64/tcg-target.inc.c +++ b/tcg/aarch64/tcg-target.inc.c @@ -2058,6 +2058,11 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, tcg_out_sbfm(s, ext, a0, a1, a2, a2 + args[3] - 1); break; + case INDEX_op_extract2_i64: + case INDEX_op_extract2_i32: + tcg_out_extr(s, ext, a0, a1, a2, args[3]); + break; + case INDEX_op_add2_i32: tcg_out_addsub2(s, TCG_TYPE_I32, a0, a1, REG0(2), REG0(3), (int32_t)args[4], args[5], const_args[4], @@ -2300,6 +2305,8 @@ static const TCGTargetOpDef *tcg_target_op_def(TCGOpcode op) = { .args_ct_str = { "r", "r", "rAL" } }; static const TCGTargetOpDef dep = { .args_ct_str = { "r", "0", "rZ" } }; + static const TCGTargetOpDef ext2 + = { .args_ct_str = { "r", "rZ", "rZ" } }; static const TCGTargetOpDef movc = { .args_ct_str = { "r", "r", "rA", "rZ", "rZ" } }; static const TCGTargetOpDef add2 @@ -2430,6 +2437,10 @@ static const TCGTargetOpDef *tcg_target_op_def(TCGOpcode op) case INDEX_op_deposit_i64: return &dep; + case INDEX_op_extract2_i32: + case INDEX_op_extract2_i64: + return &ext2; + case INDEX_op_add2_i32: case INDEX_op_add2_i64: case INDEX_op_sub2_i32: