From patchwork Sat May 18 19:01:43 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 164460 Delivered-To: patch@linaro.org Received: by 2002:a92:9e1a:0:0:0:0:0 with SMTP id q26csp3712319ili; Sat, 18 May 2019 12:18:27 -0700 (PDT) X-Google-Smtp-Source: APXvYqxYTY7lD7N0Iwvf7IQUOg3eWi1Bi5vQtvi3ADEZi0Kmh23xNUbJlmDCD6cB6GLBOGiZ7jCZ X-Received: by 2002:a50:9785:: with SMTP id e5mr65098436edb.94.1558207107450; Sat, 18 May 2019 12:18:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1558207107; cv=none; d=google.com; s=arc-20160816; b=GVq/tHdUs/nQouVnOtKJgXfG6S7+lb3FQfYUrlgMkSsQw2OP8NC5NdZpfMmiHLldpX Hjn1yoLo1rrmfRnX1kcI/Ayb72vPHD05FCA62t7YIC1dBeuF91Trpv/8hbM09QUv62BV oPVPrc1HdYlVVi2QUFes6Arr8r8vkaNJZF6t5AS0kLF+VCedVwnPiS5yIhafSQeHY3I1 ovgxL2/TrNp0BbOgMZPhaY9aLeKZNiLAbUke4W0gEXGIpRSirR9C5EGAHQItT3uEkEC9 rH1BbCQfEiH0FA271Pny82LHwNbSLoIbrHnTlEX8psAvEFSfScJP+cP+sVfqwraOnG0d q8Ng== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature; bh=oqAGJXCcrmzUdmSG3sZCijkOSbKbEdDFHwT2UnQhICM=; b=uEFTr/E64AbZ+5JLOZOi4MNO/ySUjW5HMAm1/wSC76/I4RVoFzpV2r+W+FhQDDPj6T 8jiS+wKLj9BDwtKSUdOOPUA5tuETUGlnOPwpOK/ELaKFfe+mGyxJcb8vcCNva14yj1yq VtEZHT99qDS1PDGb89T4vWVZdxByfmjwoLtL9UuCkIQwFNnE3brCjjuK56Eak4JYlviy 3hJfjlxdklxRil9JMfjW0sAkaxGwa83yaLfswgmHEoXTTLYJihV+WcQqADoAnlEqgPA+ G8tqdkhuKrfRbErs9h+ym72eZSS1PM2cZuhlaVEpf+E6aAcjbfnAbWTqRV9HuOcmh9wP 4pPA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=UhEPtYKe; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id s2si5251331edb.302.2019.05.18.12.18.27 for (version=TLS1 cipher=AES128-SHA bits=128/128); Sat, 18 May 2019 12:18:27 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=UhEPtYKe; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1]:37779 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hS4qg-00065c-BI for patch@linaro.org; Sat, 18 May 2019 15:18:26 -0400 Received: from eggs.gnu.org ([209.51.188.92]:59195) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hS4dV-0002qF-Fk for qemu-devel@nongnu.org; Sat, 18 May 2019 15:04:51 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1hS4ar-0002Xs-7x for qemu-devel@nongnu.org; Sat, 18 May 2019 15:02:06 -0400 Received: from mail-pg1-x542.google.com ([2607:f8b0:4864:20::542]:44102) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1hS4ar-0002Wb-1N for qemu-devel@nongnu.org; Sat, 18 May 2019 15:02:05 -0400 Received: by mail-pg1-x542.google.com with SMTP id z16so4815668pgv.11 for ; Sat, 18 May 2019 12:02:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references; bh=oqAGJXCcrmzUdmSG3sZCijkOSbKbEdDFHwT2UnQhICM=; b=UhEPtYKeH5fq9a+ZB+yE+cTcz+u6NMq4KOnYjrgfpRBs1lPp9X5WnCKtdbQvcXPken T6EIPSM2XXet021UOC942f2EpbBTc7GweprHrSMdHOgKcdjwYWF1T3oq1Af9ALtDPig+ TT7w/wN89/lr7L1f92FBgvBZ0t2DQVPE4MEtpuI/oAienRz72K9dzd0bl0jysx/YB0QR o4cWuIgsxrDPtqu5u9xIGiXQiyrx9zFkMxeyWGnxv2Byb6QBgZW8J5oaylZcuCb7Xi1G C036Y7vldaem901bNhIetsvzXYdnogqA5PaMHt1hqusg7kKZ7ZFucL/UrwxGS5KQ4SSx BIHw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references; bh=oqAGJXCcrmzUdmSG3sZCijkOSbKbEdDFHwT2UnQhICM=; b=m8BJQdh/UijBeYgkI7UZQew5VuEK+RXFoxZWZQ7K79lfuFMRN3NZ7Ho/4cOiEqW7oD 4ic5tuBj5hK7MgfxEaT+V07lWQcuV+FGNjOclGmSNSIzyaxCBp7jBcKjOlBwBL56bFjj UJYpfdHE+j3Yborta4K1rRTuZ55t6gb31nnj8BFNbRE0uaM3x6nVApAe0KjvF/vPGQze lMkzwnHPQBUZtkqLamYSsmucoySitUzXXFOOPpp1pv9302RjbNMCOFJVfCHsg6uS5vzr Wi2/xOoa1waSxt+Xs0uvIabB+L5wKjJYmb61gHPG4ypJIA53B53AyGVDhyhheWj46ikL +ynw== X-Gm-Message-State: APjAAAXH6PFcX9SX/KuVvgyrs4uFGhakU0OSlxFJiW//d7NI0pWNdZwj UJYbiY0EqRTOTyy+UHQzZU+ZkqdO31g= X-Received: by 2002:aa7:8c12:: with SMTP id c18mr71305950pfd.194.1558206123711; Sat, 18 May 2019 12:02:03 -0700 (PDT) Received: from localhost.localdomain (97-113-13-231.tukw.qwest.net. [97.113.13.231]) by smtp.gmail.com with ESMTPSA id m9sm2751274pgd.23.2019.05.18.12.02.02 for (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sat, 18 May 2019 12:02:02 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Sat, 18 May 2019 12:01:43 -0700 Message-Id: <20190518190157.21255-3-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190518190157.21255-1-richard.henderson@linaro.org> References: <20190518190157.21255-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::542 Subject: [Qemu-devel] [PATCH 02/16] tcg: Fix missing checks and clears in tcg_gen_gvec_dup_mem X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" The paths through tcg_gen_dup_mem_vec and through MO_128 were missing the check_size_align. The path through MO_128 was also missing the expand_clr. This last was not visible because the only user is ARM SVE, which would set oprsz == maxsz, and not require the clear. Fix by adding the check_size_align and using do_dup directly instead of duplicating the check in tcg_gen_gvec_dup_{i32,i64}. Signed-off-by: Richard Henderson --- tcg/tcg-op-gvec.c | 48 ++++++++++++++++++++++++----------------------- 1 file changed, 25 insertions(+), 23 deletions(-) -- 2.17.1 diff --git a/tcg/tcg-op-gvec.c b/tcg/tcg-op-gvec.c index 338ddd9d9e..bbf70e3cd9 100644 --- a/tcg/tcg-op-gvec.c +++ b/tcg/tcg-op-gvec.c @@ -1446,36 +1446,35 @@ void tcg_gen_gvec_dup_i64(unsigned vece, uint32_t dofs, uint32_t oprsz, void tcg_gen_gvec_dup_mem(unsigned vece, uint32_t dofs, uint32_t aofs, uint32_t oprsz, uint32_t maxsz) { + check_size_align(oprsz, maxsz, dofs); if (vece <= MO_64) { - TCGType type = choose_vector_type(0, vece, oprsz, 0); + TCGType type = choose_vector_type(NULL, vece, oprsz, 0); if (type != 0) { TCGv_vec t_vec = tcg_temp_new_vec(type); tcg_gen_dup_mem_vec(vece, t_vec, cpu_env, aofs); do_dup_store(type, dofs, oprsz, maxsz, t_vec); tcg_temp_free_vec(t_vec); - return; + } else if (vece <= MO_32) { + TCGv_i32 in = tcg_temp_new_i32(); + switch (vece) { + case MO_8: + tcg_gen_ld8u_i32(in, cpu_env, aofs); + break; + case MO_16: + tcg_gen_ld16u_i32(in, cpu_env, aofs); + break; + default: + tcg_gen_ld_i32(in, cpu_env, aofs); + break; + } + do_dup(vece, dofs, oprsz, maxsz, in, NULL, 0); + tcg_temp_free_i32(in); + } else { + TCGv_i64 in = tcg_temp_new_i64(); + tcg_gen_ld_i64(in, cpu_env, aofs); + do_dup(vece, dofs, oprsz, maxsz, NULL, in, 0); + tcg_temp_free_i64(in); } - } - if (vece <= MO_32) { - TCGv_i32 in = tcg_temp_new_i32(); - switch (vece) { - case MO_8: - tcg_gen_ld8u_i32(in, cpu_env, aofs); - break; - case MO_16: - tcg_gen_ld16u_i32(in, cpu_env, aofs); - break; - case MO_32: - tcg_gen_ld_i32(in, cpu_env, aofs); - break; - } - tcg_gen_gvec_dup_i32(vece, dofs, oprsz, maxsz, in); - tcg_temp_free_i32(in); - } else if (vece == MO_64) { - TCGv_i64 in = tcg_temp_new_i64(); - tcg_gen_ld_i64(in, cpu_env, aofs); - tcg_gen_gvec_dup_i64(MO_64, dofs, oprsz, maxsz, in); - tcg_temp_free_i64(in); } else { /* 128-bit duplicate. */ /* ??? Dup to 256-bit vector. */ @@ -1504,6 +1503,9 @@ void tcg_gen_gvec_dup_mem(unsigned vece, uint32_t dofs, uint32_t aofs, tcg_temp_free_i64(in0); tcg_temp_free_i64(in1); } + if (oprsz < maxsz) { + expand_clr(dofs + oprsz, maxsz - oprsz); + } } }