From patchwork Fri Mar 12 10:57:11 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Joel Stanley X-Patchwork-Id: 398550 Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp1096087jai; Fri, 12 Mar 2021 03:05:02 -0800 (PST) X-Google-Smtp-Source: ABdhPJzhaUPapHdkPq3XZS8uzZk57P3xOVNgFUL4QjWZ5Wp2rlD88IzqCM5Q6NFKZlIXPKKdm065 X-Received: by 2002:a05:6e02:174f:: with SMTP id y15mr2542409ill.304.1615547102760; Fri, 12 Mar 2021 03:05:02 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1615547102; cv=none; d=google.com; s=arc-20160816; b=S1iLB/h2T0Ga+thAEF4MfJnEAO1zNoyc6hu/KeET3JdbZ/xHx2FEBoZHzs1Dv0wLO6 Iy1d9l5Uk+G+AlpHGwBAWu5zjdU3vduXnnMQ3/kUePk/Eq2UACJebIurfouru7oUYhIT 6w2zw9noQxUlIVBFGIPQt/o6a2u3j8qu9bUiUKpFjsDGwHKrWI411m1bGA6dlWCtBtXC iVzWy/TXuwQr0t7fujk6ZAq3SgJCBnPJ7XjKf/UtPnZDZ14wmJ8pPz/38L2RR9G0o3cB 8Qrr/mymaT/ErNWlQYLSC7l5K6nyc52c/g49lfbs5/WqorJ1qk8Bmkzaqyt7mhCUsX7x H7Cw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=vWqXt+s+YyOcqmr0fllSCaROYeCkQgY2HzrpIeyZvn0=; b=Ahs0lobHF6LCm3a/4Zy/wgPqSAfthPdvGBolxhvUNEh0Ud5zjULwirLayKUgwphM4H 6gNXdLU1TkUKD7w3zpt8uuV3DlV6ZKKj+oAVywoameNfvzPhe+bhez5Wxa9n6Poy9SKu 0J7/0NzYrHtyhcyjjf7aJ6hsO/hi1GpuoBJVzhYAQspehNRIc1o6JL8E8mtyTEZeHI1L khIlU54e2kUxYW+xC1f5dk3VW/WaV5geMGc2x4ZpBb1q6eG+ckA9ZkxEFyTRhtFlB1HV WWEJl7CVKfX40fZXQsa4TFgsk+krh+rGftHr3u7EkCwDNPIw3PhTAr7hRk86BovNCWdN xs8w== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=hAc4KJtS; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org" Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id c1si4976227ilo.55.2021.03.12.03.05.02 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Fri, 12 Mar 2021 03:05:02 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=hAc4KJtS; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org" Received: from localhost ([::1]:59470 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1lKfbJ-0006R1-FQ for patch@linaro.org; Fri, 12 Mar 2021 06:05:02 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:50410) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1lKfUA-0000a4-4y; Fri, 12 Mar 2021 05:57:38 -0500 Received: from mail-pj1-x1032.google.com ([2607:f8b0:4864:20::1032]:53775) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1lKfU8-0003bf-5P; Fri, 12 Mar 2021 05:57:37 -0500 Received: by mail-pj1-x1032.google.com with SMTP id t18so4977923pjs.3; Fri, 12 Mar 2021 02:57:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=vWqXt+s+YyOcqmr0fllSCaROYeCkQgY2HzrpIeyZvn0=; b=hAc4KJtSMDoxdXAKIjGneGSU5NVerQr/Hdoa/hvEs5sFcTRx7Q3aguthMpCeHQoAiR D6phAn+7U4wvAKN8z5Gnk7o4sOz9YtrQMjfu23NcI1fsqIm9QXcGr6A2MOvVfeInGN8j e9Bx6gvTCmwqI6qHSkKRYnVXQiBEi87tsZBWahdIlVKVeydfjxz38zi++6FSMBCZ1q8r Hjg94idmKhBVjTATHVXDLrqZB8Ml5OuMFBXdwYlp3RtZpGdkTvkhTYjoGVsW24v2Xeyb j9A7OxMDz/uW/K2R6dYQvPOG3gtVNIavEeioE6pinkCMp+XCYsAycYXSpKHyyeoiQ0GJ lkGg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-transfer-encoding; bh=vWqXt+s+YyOcqmr0fllSCaROYeCkQgY2HzrpIeyZvn0=; b=sOn7e6u4nONwOZnKQCnFc9GlfgbRYU0AL/deQwRh1HtO+RMQpDHxdJPOGfHs/jlz/b Ak0lFoREfuTKHsQ9EDxZrSQfLIgZKiDfVMa7fA3xC1nCX9zi5z2k1RkKOFY9MraXMe4x /xOTmVelKpESaCdcGakhbhmoX8U+6aU+Oq+MQDvdkim41yDh/XujTQ2WyHOMu9kUbHjI 04fc6nZFIFrgIbR/4nEg5+tx42lxHFOceSFy7qw29zI7IiimsfTUGFbyywu5FobZFS6w 7saEO8eAOPtHJZu5/Pmw0raTvrGcUhTSih/flIJSdDoU+R56sPuyAkKpAklNoQ9pi2oA yfxw== X-Gm-Message-State: AOAM531R9TfiZxGLfbzcZUdbI/5zzS2wAKTiuWemgaBTB0Ii/caqUhvw yNi8ZclpmOo4Yvu8YlHounY= X-Received: by 2002:a17:90a:8505:: with SMTP id l5mr13478272pjn.100.1615546654295; Fri, 12 Mar 2021 02:57:34 -0800 (PST) Received: from localhost.localdomain ([45.124.203.14]) by smtp.gmail.com with ESMTPSA id p25sm5326793pfe.100.2021.03.12.02.57.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Mar 2021 02:57:33 -0800 (PST) From: Joel Stanley To: =?utf-8?q?C=C3=A9dric_Le_Goater?= , Thomas Huth , Laurent Vivier Subject: [PATCH v3 3/3] tests/qtest: Add test for Aspeed HACE Date: Fri, 12 Mar 2021 21:27:11 +1030 Message-Id: <20210312105711.551423-4-joel@jms.id.au> X-Mailer: git-send-email 2.30.1 In-Reply-To: <20210312105711.551423-1-joel@jms.id.au> References: <20210312105711.551423-1-joel@jms.id.au> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::1032; envelope-from=joel.stan@gmail.com; helo=mail-pj1-x1032.google.com X-Spam_score_int: -14 X-Spam_score: -1.5 X-Spam_bar: - X-Spam_report: (-1.5 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FORGED_FROMDOMAIN=0.25, FREEMAIL_FROM=0.001, HEADER_FROM_DIFFERENT_DOMAINS=0.25, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Andrew Jeffery , Paolo Bonzini , qemu-arm@nongnu.org, qemu-devel@nongnu.org, Peter Maydell Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" This adds a test for the Aspeed Hash and Crypto (HACE) engine. It tests the currently implemented behavior of the hash functionality. The tests are similar, but are cut/pasted instead of broken out into a common function so the assert machinery produces useful output when a test fails. Signed-off-by: Joel Stanley --- v3: Write test without libqtest-single.h --- tests/qtest/aspeed_hace-test.c | 214 +++++++++++++++++++++++++++++++++ MAINTAINERS | 1 + tests/qtest/meson.build | 3 + 3 files changed, 218 insertions(+) create mode 100644 tests/qtest/aspeed_hace-test.c -- 2.30.1 Acked-by: Thomas Huth diff --git a/tests/qtest/aspeed_hace-test.c b/tests/qtest/aspeed_hace-test.c new file mode 100644 index 000000000000..f1c79b3acb38 --- /dev/null +++ b/tests/qtest/aspeed_hace-test.c @@ -0,0 +1,214 @@ +/* + * QTest testcase for the ASPEED Hash and Crypto Engine + * + * SPDX-License-Identifier: GPL-2.0-or-later + * Copyright 2021 IBM Corp. + */ + +#include "qemu/osdep.h" + +#include "libqos/libqtest.h" +#include "qemu-common.h" +#include "qemu/bitops.h" + +#define HACE_BASE 0x1e6d0000 + +#define HACE_CMD 0x10 +#define HACE_SHA_BE_EN BIT(3) +#define HACE_MD5_LE_EN BIT(2) +#define HACE_ALGO_MD5 0 +#define HACE_ALGO_SHA1 BIT(5) +#define HACE_ALGO_SHA224 BIT(6) +#define HACE_ALGO_SHA256 (BIT(4) | BIT(6)) +#define HACE_ALGO_SHA512 (BIT(5) | BIT(6)) +#define HACE_ALGO_SHA384 (BIT(5) | BIT(6) | BIT(10)) +#define HACE_SG_EN BIT(18) + +#define HACE_STS (HACE_BASE + 0x1c) +#define HACE_RSA_ISR BIT(13) +#define HACE_CRYPTO_ISR BIT(12) +#define HACE_HASH_ISR BIT(9) +#define HACE_RSA_BUSY BIT(2) +#define HACE_CRYPTO_BUSY BIT(1) +#define HACE_HASH_BUSY BIT(0) +#define HACE_HASH_SRC (HACE_BASE + 0x20) +#define HACE_HASH_DIGEST (HACE_BASE + 0x24) +#define HACE_HASH_KEY_BUFF (HACE_BASE + 0x28) +#define HACE_HASH_DATA_LEN (HACE_BASE + 0x2c) +#define HACE_HASH_CMD (HACE_BASE + 0x30) + +/* + * Test vector is the ascii "abc" + * + * Expected results were generated using command line utitiles: + * + * echo -n -e 'abc' | dd of=/tmp/test + * for hash in sha512sum sha256sum md5sum; do $hash /tmp/test; done + * + */ +static const uint8_t test_vector[] = {0x61, 0x62, 0x63}; + +static const uint8_t test_result_sha512[] = { + 0xdd, 0xaf, 0x35, 0xa1, 0x93, 0x61, 0x7a, 0xba, 0xcc, 0x41, 0x73, 0x49, + 0xae, 0x20, 0x41, 0x31, 0x12, 0xe6, 0xfa, 0x4e, 0x89, 0xa9, 0x7e, 0xa2, + 0x0a, 0x9e, 0xee, 0xe6, 0x4b, 0x55, 0xd3, 0x9a, 0x21, 0x92, 0x99, 0x2a, + 0x27, 0x4f, 0xc1, 0xa8, 0x36, 0xba, 0x3c, 0x23, 0xa3, 0xfe, 0xeb, 0xbd, + 0x45, 0x4d, 0x44, 0x23, 0x64, 0x3c, 0xe8, 0x0e, 0x2a, 0x9a, 0xc9, 0x4f, + 0xa5, 0x4c, 0xa4, 0x9f}; + +static const uint8_t test_result_sha256[] = { + 0xba, 0x78, 0x16, 0xbf, 0x8f, 0x01, 0xcf, 0xea, 0x41, 0x41, 0x40, 0xde, + 0x5d, 0xae, 0x22, 0x23, 0xb0, 0x03, 0x61, 0xa3, 0x96, 0x17, 0x7a, 0x9c, + 0xb4, 0x10, 0xff, 0x61, 0xf2, 0x00, 0x15, 0xad}; + +static const uint8_t test_result_md5[] = { + 0x90, 0x01, 0x50, 0x98, 0x3c, 0xd2, 0x4f, 0xb0, 0xd6, 0x96, 0x3f, 0x7d, + 0x28, 0xe1, 0x7f, 0x72}; + +static void write_regs(QTestState *s, uint64_t src, uint64_t length, + uint64_t out, uint32_t method) +{ + qtest_writel(s, HACE_HASH_SRC, src); + qtest_writel(s, HACE_HASH_DIGEST, out); + qtest_writel(s, HACE_HASH_DATA_LEN, length); + qtest_writel(s, HACE_HASH_CMD, HACE_SHA_BE_EN | method); +} + +static void test_md5(void) +{ + QTestState *s = qtest_init("-machine ast2600-evb"); + + uint64_t src_addr = 0x80000000; + uint64_t digest_addr = 0x81000000; + uint8_t digest[16] = {0}; + + /* Check engine is idle, no busy or irq bits set */ + g_assert_cmphex(qtest_readl(s, HACE_STS), ==, 0); + + /* Write test vector into memory */ + qtest_memwrite(s, src_addr, test_vector, sizeof(test_vector)); + + write_regs(s, src_addr, sizeof(test_vector), digest_addr, HACE_ALGO_MD5); + + /* Check hash IRQ status is asserted */ + g_assert_cmphex(qtest_readl(s, HACE_STS), ==, 0x00000200); + + /* Clear IRQ status and check status is deasserted */ + qtest_writel(s, HACE_STS, 0x00000200); + g_assert_cmphex(qtest_readl(s, HACE_STS), ==, 0); + + /* Read computed digest from memory */ + qtest_memread(s, digest_addr, digest, sizeof(digest)); + + /* Check result of computation */ + g_assert_cmpmem(digest, sizeof(digest), + test_result_md5, sizeof(digest)); +} + +static void test_sha256(void) +{ + QTestState *s = qtest_init("-machine ast2600-evb"); + + uint64_t src_addr = 0x80000000; + uint64_t digest_addr = 0x81000000; + uint8_t digest[32] = {0}; + + /* Check engine is idle, no busy or irq bits set */ + g_assert_cmphex(qtest_readl(s, HACE_STS), ==, 0); + + /* Write test vector into memory */ + qtest_memwrite(s, src_addr, test_vector, sizeof(test_vector)); + + write_regs(s, src_addr, sizeof(test_vector), digest_addr, HACE_ALGO_SHA256); + + /* Check hash IRQ status is asserted */ + g_assert_cmphex(qtest_readl(s, HACE_STS), ==, 0x00000200); + + /* Clear IRQ status and check status is deasserted */ + qtest_writel(s, HACE_STS, 0x00000200); + g_assert_cmphex(qtest_readl(s, HACE_STS), ==, 0); + + /* Read computed digest from memory */ + qtest_memread(s, digest_addr, digest, sizeof(digest)); + + /* Check result of computation */ + g_assert_cmpmem(digest, sizeof(digest), + test_result_sha256, sizeof(digest)); +} + +static void test_sha512(void) +{ + QTestState *s = qtest_init("-machine ast2600-evb"); + + uint64_t src_addr = 0x80000000; + uint64_t digest_addr = 0x81000000; + uint8_t digest[64] = {0}; + + /* Check engine is idle, no busy or irq bits set */ + g_assert_cmphex(qtest_readl(s, HACE_STS), ==, 0); + + /* Write test vector into memory */ + qtest_memwrite(s, src_addr, test_vector, sizeof(test_vector)); + + write_regs(s, src_addr, sizeof(test_vector), digest_addr, HACE_ALGO_SHA512); + + /* Check hash IRQ status is asserted */ + g_assert_cmphex(qtest_readl(s, HACE_STS), ==, 0x00000200); + + /* Clear IRQ status and check status is deasserted */ + qtest_writel(s, HACE_STS, 0x00000200); + g_assert_cmphex(qtest_readl(s, HACE_STS), ==, 0); + + /* Read computed digest from memory */ + qtest_memread(s, digest_addr, digest, sizeof(digest)); + + /* Check result of computation */ + g_assert_cmpmem(digest, sizeof(digest), + test_result_sha512, sizeof(digest)); +} + +static void test_addresses(void) +{ + QTestState *s = qtest_init("-machine ast2600-evb"); + + /* + * Check command mode is zero, meaning engine is in direct access mode, + * as this affects the masking behavior of the HASH_SRC register. + */ + g_assert_cmphex(qtest_readl(s, HACE_CMD), ==, 0); + g_assert_cmphex(qtest_readl(s, HACE_HASH_SRC), ==, 0); + g_assert_cmphex(qtest_readl(s, HACE_HASH_DIGEST), ==, 0); + g_assert_cmphex(qtest_readl(s, HACE_HASH_DATA_LEN), ==, 0); + + /* Check that the address masking is correct */ + qtest_writel(s, HACE_HASH_SRC, 0xffffffff); + g_assert_cmphex(qtest_readl(s, HACE_HASH_SRC), ==, 0x7fffffff); + + qtest_writel(s, HACE_HASH_DIGEST, 0xffffffff); + g_assert_cmphex(qtest_readl(s, HACE_HASH_DIGEST), ==, 0x7ffffff8); + + qtest_writel(s, HACE_HASH_DATA_LEN, 0xffffffff); + g_assert_cmphex(qtest_readl(s, HACE_HASH_DATA_LEN), ==, 0x0fffffff); + + /* Reset to zero */ + qtest_writel(s, HACE_HASH_SRC, 0); + qtest_writel(s, HACE_HASH_DIGEST, 0); + qtest_writel(s, HACE_HASH_DATA_LEN, 0); + + /* Check that all bits are now zero */ + g_assert_cmphex(qtest_readl(s, HACE_HASH_SRC), ==, 0); + g_assert_cmphex(qtest_readl(s, HACE_HASH_DIGEST), ==, 0); + g_assert_cmphex(qtest_readl(s, HACE_HASH_DATA_LEN), ==, 0); +} + +int main(int argc, char **argv) +{ + g_test_init(&argc, &argv, NULL); + + qtest_add_func("aspeed/hace/addresses", test_addresses); + qtest_add_func("aspeed/hace/sha512", test_sha512); + qtest_add_func("aspeed/hace/sha256", test_sha256); + qtest_add_func("aspeed/hace/md5", test_md5); + + return g_test_run(); +} diff --git a/MAINTAINERS b/MAINTAINERS index 8e9f0d591ee2..c74271ba3e01 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1026,6 +1026,7 @@ F: include/hw/misc/pca9552*.h F: hw/net/ftgmac100.c F: include/hw/net/ftgmac100.h F: docs/system/arm/aspeed.rst +F: tests/qtest/*aspeed* NRF51 M: Joel Stanley diff --git a/tests/qtest/meson.build b/tests/qtest/meson.build index 2688e1bfad7f..2eec06b10094 100644 --- a/tests/qtest/meson.build +++ b/tests/qtest/meson.build @@ -156,12 +156,15 @@ qtests_npcm7xx = \ 'npcm7xx_timer-test', 'npcm7xx_watchdog_timer-test'] + \ (slirp.found() ? ['npcm7xx_emc-test'] : []) +qtests_aspeed = \ + ['aspeed_hace-test'] qtests_arm = \ (config_all_devices.has_key('CONFIG_MPS2') ? ['sse-timer-test'] : []) + \ (config_all_devices.has_key('CONFIG_CMSDK_APB_DUALTIMER') ? ['cmsdk-apb-dualtimer-test'] : []) + \ (config_all_devices.has_key('CONFIG_CMSDK_APB_TIMER') ? ['cmsdk-apb-timer-test'] : []) + \ (config_all_devices.has_key('CONFIG_CMSDK_APB_WATCHDOG') ? ['cmsdk-apb-watchdog-test'] : []) + \ (config_all_devices.has_key('CONFIG_PFLASH_CFI02') ? ['pflash-cfi02-test'] : []) + \ + (config_all_devices.has_key('CONFIG_ASPEED_SOC') ? qtests_aspeed : []) + \ (config_all_devices.has_key('CONFIG_NPCM7XX') ? qtests_npcm7xx : []) + \ ['arm-cpu-features', 'microbit-test',