From patchwork Thu May 5 18:49:59 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 569971 Delivered-To: patch@linaro.org Received: by 2002:a05:7000:66c4:0:0:0:0 with SMTP id x4csp1086354mal; Thu, 5 May 2022 12:31:35 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwga9vBfOJwi0rzEY+VT+xc6famI8c7VWl+XPkniozverhlWnrRfF30sDZbGmk6AlADbFZv X-Received: by 2002:ac8:5b4d:0:b0:2f3:9aff:112f with SMTP id n13-20020ac85b4d000000b002f39aff112fmr25448985qtw.27.1651779095071; Thu, 05 May 2022 12:31:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1651779095; cv=none; d=google.com; s=arc-20160816; b=Z4IzWJ38d2dQatYvRCh2gyPfIwyKAMpfIbEx8yB6CK4C741d+ARlEZBA3a86tVb4lW 7vPwbow0zF2EHS7W396n8e2RuWQfGlrS+N60g36x2xTyfHiUCs1/Z6PMrw8tyXYiKoUb vPuQgkOityXkGJkesLLOSPUiH0ffCQV4TMuf06Xmt2F7YdCyLPGjGHvgBSZa1kIBrpQ0 ZjzUaLmrsZOr2e7KZXDEh6IDe3cPx6e2LazG/bcRc7yAmim+BIkpZ/C0JayawirczzPS OFuirA7aFMmslV0dnDw8TCWz1cp+5akjYsRRdgFBwdVKPlZhvsuyVMW+9bOb0BMsx+se gqvw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=a7uvCKLLLjt6QC4udYfjSRWYfdLyPP29aktinhFaEDs=; b=zIQu2Hmm8Mw1V8SGp619wi8V7I/sxJKJcH6DdY0pOEJx8T47sLW5Fh1FZn5tJ3zPPF JW2GZX9otC5l/1phKovY7sJlnhLfaJV5uvfvrFRqBkmkizIqFRGLOmZ2cvn49oeQloV0 Knr1hWp/i8Wy52l5AC0Pz6bKIYjusR474GfwcUn9UhnZ8h8Ir2Vidh6rWKn22TS6C0xu kXJ81rngI49Oe8Hbradf9+t7JwZ1U2Is5ewl5YCDECrrbZBufHEHVZ810BxuIoAwEYkd 5lnnV4OeW/xUPIK4hNhrlpzLxUxPwFH7v5buY9oZfP5oaqJZVIc446YNBUg6jT5FtxX6 YfIw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wlmt+Svn; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id j12-20020a0cab8c000000b0045aa3bf11ebsi1273216qvb.370.2022.05.05.12.31.35 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Thu, 05 May 2022 12:31:35 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wlmt+Svn; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:36876 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1nmhCI-0002mW-Kc for patch@linaro.org; Thu, 05 May 2022 15:31:34 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47460) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1nmgYf-000356-EF for qemu-devel@nongnu.org; Thu, 05 May 2022 14:50:37 -0400 Received: from mail-oi1-x232.google.com ([2607:f8b0:4864:20::232]:44007) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1nmgYc-0004O4-9b for qemu-devel@nongnu.org; Thu, 05 May 2022 14:50:36 -0400 Received: by mail-oi1-x232.google.com with SMTP id v65so5241033oig.10 for ; Thu, 05 May 2022 11:50:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=a7uvCKLLLjt6QC4udYfjSRWYfdLyPP29aktinhFaEDs=; b=wlmt+Svnq8jPhiyQRsqbd/tMWpAxLdCmQXH1j0TLzSQ9vIv4uUhQ8vBx818C8k4ejw nYV/kBdUyXGDTbdE8qqNGNNjXlXVuuPk8HM86p615JwnagIV8uw+gncTtAT2rOOzkIDu JQsooZmlz0s6fIB1ojSB4m64qsnvV/EsyFvNSRc06nlQtXhO9ueTnYkKdBbNXMqFkCDG IUWV5xOzFLxyzoZzPhgrfUqBS+rmvSpWiu19okKDp95QG1Bc907J1MWU6MNSwTcz5HtA VLqE05hZAh9RD7waqOE/YyEcmANFRCbrhbtmyWUeL3Vlv8VA+SOyhTOsVY7hb1h/CxZB WAIQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=a7uvCKLLLjt6QC4udYfjSRWYfdLyPP29aktinhFaEDs=; b=OoYuq7zwEjBexjndbXsRNSc2T1yx475y7uf51q5CgAxeyLC/RfI+EMS4CIfHnwFPda 3LXtiWo5ZdPWzuhuhBz3/lAkl9sSlNSyf1yJkU6nZ2ediP+PUMvSjyqR7GKOJGJr80N0 4HgCq42Yao3RLVVKF0U3b9wdztW55dKS9NQB2I6AR4ljfOn5JhunvU4XxcuR6e5ETCvQ VWQNcWeSQwrxpgQ0E2kXJlcg2QT60uw51KpEhHyLZMRL5zP0N6MeACYNQ6ZEGEEzwyj4 HVQ+f97WIZqjH7vfsDzBJRndRcd7tbpW8OQ7WJ0BnVev3B5Kt1IF5oJP3dlZdniSey2B jF6A== X-Gm-Message-State: AOAM532Ro7uR3oLlUTElRMXtL5ytkx8wp9x5b4avVvCtL2qp1S8TfDzl bkIvRDltP44LFYUG2y5sDeqsIyuzm5YDT4vl X-Received: by 2002:a05:6808:1889:b0:326:7464:2858 with SMTP id bi9-20020a056808188900b0032674642858mr2208458oib.159.1651776633465; Thu, 05 May 2022 11:50:33 -0700 (PDT) Received: from stoup.. ([2607:fb90:5fe8:83ea:bbf4:c9ef:4f3:11c6]) by smtp.gmail.com with ESMTPSA id s36-20020a0568302aa400b0060603221259sm857273otu.41.2022.05.05.11.50.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 May 2022 11:50:32 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org, Peter Maydell Subject: [PATCH v5 17/24] target/arm: Enable FEAT_RAS for -cpu max Date: Thu, 5 May 2022 13:49:59 -0500 Message-Id: <20220505185006.200555-18-richard.henderson@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220505185006.200555-1-richard.henderson@linaro.org> References: <20220505185006.200555-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::232; envelope-from=richard.henderson@linaro.org; helo=mail-oi1-x232.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Reviewed-by: Peter Maydell Signed-off-by: Richard Henderson --- v2: Update emulation.rst --- docs/system/arm/emulation.rst | 1 + target/arm/cpu64.c | 1 + target/arm/cpu_tcg.c | 1 + 3 files changed, 3 insertions(+) diff --git a/docs/system/arm/emulation.rst b/docs/system/arm/emulation.rst index 0acac6347c..8110408000 100644 --- a/docs/system/arm/emulation.rst +++ b/docs/system/arm/emulation.rst @@ -42,6 +42,7 @@ the following architecture extensions: - FEAT_PMULL (PMULL, PMULL2 instructions) - FEAT_PMUv3p1 (PMU Extensions v3.1) - FEAT_PMUv3p4 (PMU Extensions v3.4) +- FEAT_RAS (Reliability, availability, and serviceability) - FEAT_RDM (Advanced SIMD rounding double multiply accumulate instructions) - FEAT_RNG (Random number generator) - FEAT_SB (Speculation Barrier) diff --git a/target/arm/cpu64.c b/target/arm/cpu64.c index 88d3cef93e..35881c74b2 100644 --- a/target/arm/cpu64.c +++ b/target/arm/cpu64.c @@ -744,6 +744,7 @@ static void aarch64_max_initfn(Object *obj) t = cpu->isar.id_aa64pfr0; t = FIELD_DP64(t, ID_AA64PFR0, FP, 1); /* FEAT_FP16 */ t = FIELD_DP64(t, ID_AA64PFR0, ADVSIMD, 1); /* FEAT_FP16 */ + t = FIELD_DP64(t, ID_AA64PFR0, RAS, 1); /* FEAT_RAS */ t = FIELD_DP64(t, ID_AA64PFR0, SVE, 1); t = FIELD_DP64(t, ID_AA64PFR0, SEL2, 1); /* FEAT_SEL2 */ t = FIELD_DP64(t, ID_AA64PFR0, DIT, 1); /* FEAT_DIT */ diff --git a/target/arm/cpu_tcg.c b/target/arm/cpu_tcg.c index 337598e949..c5cf7efe95 100644 --- a/target/arm/cpu_tcg.c +++ b/target/arm/cpu_tcg.c @@ -69,6 +69,7 @@ void aa32_max_features(ARMCPU *cpu) t = cpu->isar.id_pfr0; t = FIELD_DP32(t, ID_PFR0, DIT, 1); /* FEAT_DIT */ + t = FIELD_DP32(t, ID_PFR0, RAS, 1); /* FEAT_RAS */ cpu->isar.id_pfr0 = t; t = cpu->isar.id_pfr2;