From patchwork Mon May 9 11:58:40 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 570988 Delivered-To: patch@linaro.org Received: by 2002:a05:7000:66c4:0:0:0:0 with SMTP id x4csp3945153mal; Mon, 9 May 2022 05:27:39 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyocKDZUXUlpWLYiALxRqTNCOW8KSYFcoDZCp4zyrvWF8SRHjbA/5qDjQG1rhnKmXCuyN2h X-Received: by 2002:a37:b5c5:0:b0:69f:bbe0:b23f with SMTP id e188-20020a37b5c5000000b0069fbbe0b23fmr11378555qkf.346.1652099259009; Mon, 09 May 2022 05:27:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1652099259; cv=none; d=google.com; s=arc-20160816; b=Uhd2yjQykcnZBrpUKvNvUvxgnxyFR5ZP6txlP/+E7gJzKYeFyE/bowXgVbcQwFe/1l uGMDQx+n+oZjws31uK3E10e4m1gt+WagYAkSF5YWVwruHiwKHCx+m0GZyof2E6K6hohr X3StZg+hjyy7i4hE0xRrTzhhDdKgZFd6ot4546EjOMecQT9kPwCAPAxaObhvB0labxU2 IRcGvDHNq3/x5RSvKOtvPgGAdyUm26/ovnMVGmtksB+sAC45zZ/9O6grv1YaZA4jPdV2 nlhMiqgnSG9eBliGqSHTi5xVD5ckTnqydS/IJJt+XG/0pBxNyB+LieoO5AWlV9C9zsem mlDw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=/lpv2cPi1QsrCoVR7BqND3LjQ1uLgD1c9+4prWrFMIY=; b=pbAklSiqse3V9F07Uef+nXRsDGy0oi7BF2gIIGdnwno2uYMM13Rna253G40fsdluS8 jc603wYBdb1Gkc0AQ35so/+OtQ6VOIwx3dQHxpr382y3PE1anybDohKSY+vPha2b/QNr tD2Hh1d87BQ/L6MwW4hSAWjtPoBAtTHuXQzpYQAifx8RxGk5QMp2zekkOrxdH4UUv4H9 SklMrNG+KW7wvR6jQv6Oxa+VZepc2BY++Whx4cMzlGJfBxK0D1vNJP48lsz5N+gkYbQm UO+bFnJbmrkwRiqmyERW3LDxVfGn1T2YXEWAd4R0Rsvu0tJ5rQcRKo2/vmiVc4Yfieha AYIg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=pwhPb6q+; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id y11-20020ad445ab000000b0045b02b4deddsi2650753qvu.251.2022.05.09.05.27.38 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Mon, 09 May 2022 05:27:39 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=pwhPb6q+; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:46956 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1no2UE-00045J-Hp for patch@linaro.org; Mon, 09 May 2022 08:27:38 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:50030) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1no22i-0007nA-Hq for qemu-devel@nongnu.org; Mon, 09 May 2022 07:59:12 -0400 Received: from mail-wr1-x42f.google.com ([2a00:1450:4864:20::42f]:41880) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1no22g-0001KE-Kp for qemu-devel@nongnu.org; Mon, 09 May 2022 07:59:12 -0400 Received: by mail-wr1-x42f.google.com with SMTP id c11so19084579wrn.8 for ; Mon, 09 May 2022 04:59:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references:mime-version :content-transfer-encoding; bh=/lpv2cPi1QsrCoVR7BqND3LjQ1uLgD1c9+4prWrFMIY=; b=pwhPb6q+USsUPLF2lWcOj4E9qkuvs8jSSp1Oantv9cKQZuyYnO9O+j63T99SbUIzZa NHA6NULtqPcxQ8rEeeDLM80nyMOZME5fbNx6K8gnjb1jP3dMb+q41ZP3/Jvrz0a9ITr4 wpHDdyCxnsoGnu1iog32icBgVwO+A61Ij1dSx0+liDA9+3EV3xigibmJi++ia9k8my50 rtfChfdiKVFNisaryl4U/IaXlYqwwbU/oyo6WzRCpIdTrjESsQ7LQe3RI8KcocX/tKqj zkZasA76CLJ6xWub3yKPQxAvl4/9tC4J5PujCxX/AlxHTUWvp1WRQsf3sKqrdhJE1ejR tb3Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=/lpv2cPi1QsrCoVR7BqND3LjQ1uLgD1c9+4prWrFMIY=; b=OC8tUWvHsntcNAy7STpnwiCkr+Iio2HiYvaXr25FTKl6eS22RMyCyB1ZZEuIiZ4h5g HkuEICTMKvlOi1s4Ro/hC0IUEQ+Fq/vmXXv43lDKvlycP/uxxDIKQgINSpOzhzSFrsBk Tz3JOuVlhZu5Pn1SEjv9fz2n9jx6YbdK1qxEptEP7mLHUD5asFWzyVhZIHF7AHoXr6x1 GhdcxGnk6ts9v/+OvVBFI9z1vF+PW159d4m4jiCxXkiYXb0yc7oHkmfbIS07+1sSyfkV Ux57rxQXCOHeDr/GYn8OtEXMC/M2jIgABQcJubvR6hXUkfk5l148OhXq57HpHTR6G9Hr aM9w== X-Gm-Message-State: AOAM530DHgunWA+7XL8JhRMOS9zLJf5l7VST/ImAoCzZnJyQ4t2dwzta vmP/uqNv0GxOf0CpS/jCFmXC0wwJh8ejJw== X-Received: by 2002:adf:f6d1:0:b0:20a:d5ca:6dc0 with SMTP id y17-20020adff6d1000000b0020ad5ca6dc0mr13811285wrp.292.1652097549900; Mon, 09 May 2022 04:59:09 -0700 (PDT) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [2001:8b0:1d0::2]) by smtp.gmail.com with ESMTPSA id bs6-20020a056000070600b0020c5253d8bdsm12199928wrb.9.2022.05.09.04.59.09 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 May 2022 04:59:09 -0700 (PDT) From: Peter Maydell To: qemu-devel@nongnu.org Subject: [PULL 24/32] target/arm: Define cortex-a76 Date: Mon, 9 May 2022 12:58:40 +0100 Message-Id: <20220509115848.3521805-25-peter.maydell@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220509115848.3521805-1-peter.maydell@linaro.org> References: <20220509115848.3521805-1-peter.maydell@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::42f; envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x42f.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" From: Richard Henderson Enable the a76 for virt and sbsa board use. Reviewed-by: Peter Maydell Signed-off-by: Richard Henderson Message-id: 20220506180242.216785-24-richard.henderson@linaro.org Signed-off-by: Peter Maydell --- docs/system/arm/virt.rst | 1 + hw/arm/sbsa-ref.c | 1 + hw/arm/virt.c | 1 + target/arm/cpu64.c | 66 ++++++++++++++++++++++++++++++++++++++++ 4 files changed, 69 insertions(+) diff --git a/docs/system/arm/virt.rst b/docs/system/arm/virt.rst index 5fe045cbf06..3e264d85af8 100644 --- a/docs/system/arm/virt.rst +++ b/docs/system/arm/virt.rst @@ -55,6 +55,7 @@ Supported guest CPU types: - ``cortex-a53`` (64-bit) - ``cortex-a57`` (64-bit) - ``cortex-a72`` (64-bit) +- ``cortex-a76`` (64-bit) - ``a64fx`` (64-bit) - ``host`` (with KVM only) - ``max`` (same as ``host`` for KVM; best possible emulation with TCG) diff --git a/hw/arm/sbsa-ref.c b/hw/arm/sbsa-ref.c index 23874019639..2ddde88f5eb 100644 --- a/hw/arm/sbsa-ref.c +++ b/hw/arm/sbsa-ref.c @@ -145,6 +145,7 @@ static const int sbsa_ref_irqmap[] = { static const char * const valid_cpus[] = { ARM_CPU_TYPE_NAME("cortex-a57"), ARM_CPU_TYPE_NAME("cortex-a72"), + ARM_CPU_TYPE_NAME("cortex-a76"), ARM_CPU_TYPE_NAME("max"), }; diff --git a/hw/arm/virt.c b/hw/arm/virt.c index f94278935f5..12bc2318ecb 100644 --- a/hw/arm/virt.c +++ b/hw/arm/virt.c @@ -202,6 +202,7 @@ static const char *valid_cpus[] = { ARM_CPU_TYPE_NAME("cortex-a53"), ARM_CPU_TYPE_NAME("cortex-a57"), ARM_CPU_TYPE_NAME("cortex-a72"), + ARM_CPU_TYPE_NAME("cortex-a76"), ARM_CPU_TYPE_NAME("a64fx"), ARM_CPU_TYPE_NAME("host"), ARM_CPU_TYPE_NAME("max"), diff --git a/target/arm/cpu64.c b/target/arm/cpu64.c index f55121060dc..adfe6b26be7 100644 --- a/target/arm/cpu64.c +++ b/target/arm/cpu64.c @@ -194,6 +194,71 @@ static void aarch64_a72_initfn(Object *obj) define_cortex_a72_a57_a53_cp_reginfo(cpu); } +static void aarch64_a76_initfn(Object *obj) +{ + ARMCPU *cpu = ARM_CPU(obj); + + cpu->dtb_compatible = "arm,cortex-a76"; + set_feature(&cpu->env, ARM_FEATURE_V8); + set_feature(&cpu->env, ARM_FEATURE_NEON); + set_feature(&cpu->env, ARM_FEATURE_GENERIC_TIMER); + set_feature(&cpu->env, ARM_FEATURE_AARCH64); + set_feature(&cpu->env, ARM_FEATURE_CBAR_RO); + set_feature(&cpu->env, ARM_FEATURE_EL2); + set_feature(&cpu->env, ARM_FEATURE_EL3); + set_feature(&cpu->env, ARM_FEATURE_PMU); + + /* Ordered by B2.4 AArch64 registers by functional group */ + cpu->clidr = 0x82000023; + cpu->ctr = 0x8444C004; + cpu->dcz_blocksize = 4; + cpu->isar.id_aa64dfr0 = 0x0000000010305408ull; + cpu->isar.id_aa64isar0 = 0x0000100010211120ull; + cpu->isar.id_aa64isar1 = 0x0000000000100001ull; + cpu->isar.id_aa64mmfr0 = 0x0000000000101122ull; + cpu->isar.id_aa64mmfr1 = 0x0000000010212122ull; + cpu->isar.id_aa64mmfr2 = 0x0000000000001011ull; + cpu->isar.id_aa64pfr0 = 0x1100000010111112ull; /* GIC filled in later */ + cpu->isar.id_aa64pfr1 = 0x0000000000000010ull; + cpu->id_afr0 = 0x00000000; + cpu->isar.id_dfr0 = 0x04010088; + cpu->isar.id_isar0 = 0x02101110; + cpu->isar.id_isar1 = 0x13112111; + cpu->isar.id_isar2 = 0x21232042; + cpu->isar.id_isar3 = 0x01112131; + cpu->isar.id_isar4 = 0x00010142; + cpu->isar.id_isar5 = 0x01011121; + cpu->isar.id_isar6 = 0x00000010; + cpu->isar.id_mmfr0 = 0x10201105; + cpu->isar.id_mmfr1 = 0x40000000; + cpu->isar.id_mmfr2 = 0x01260000; + cpu->isar.id_mmfr3 = 0x02122211; + cpu->isar.id_mmfr4 = 0x00021110; + cpu->isar.id_pfr0 = 0x10010131; + cpu->isar.id_pfr1 = 0x00010000; /* GIC filled in later */ + cpu->isar.id_pfr2 = 0x00000011; + cpu->midr = 0x414fd0b1; /* r4p1 */ + cpu->revidr = 0; + + /* From B2.18 CCSIDR_EL1 */ + cpu->ccsidr[0] = 0x701fe01a; /* 64KB L1 dcache */ + cpu->ccsidr[1] = 0x201fe01a; /* 64KB L1 icache */ + cpu->ccsidr[2] = 0x707fe03a; /* 512KB L2 cache */ + + /* From B2.93 SCTLR_EL3 */ + cpu->reset_sctlr = 0x30c50838; + + /* From B4.23 ICH_VTR_EL2 */ + cpu->gic_num_lrs = 4; + cpu->gic_vpribits = 5; + cpu->gic_vprebits = 5; + + /* From B5.1 AdvSIMD AArch64 register summary */ + cpu->isar.mvfr0 = 0x10110222; + cpu->isar.mvfr1 = 0x13211111; + cpu->isar.mvfr2 = 0x00000043; +} + void arm_cpu_sve_finalize(ARMCPU *cpu, Error **errp) { /* @@ -881,6 +946,7 @@ static const ARMCPUInfo aarch64_cpus[] = { { .name = "cortex-a57", .initfn = aarch64_a57_initfn }, { .name = "cortex-a53", .initfn = aarch64_a53_initfn }, { .name = "cortex-a72", .initfn = aarch64_a72_initfn }, + { .name = "cortex-a76", .initfn = aarch64_a76_initfn }, { .name = "a64fx", .initfn = aarch64_a64fx_initfn }, { .name = "max", .initfn = aarch64_max_initfn }, #if defined(CONFIG_KVM) || defined(CONFIG_HVF)