From patchwork Mon Dec 19 02:16:24 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alistair Francis X-Patchwork-Id: 635101 Delivered-To: patch@linaro.org Received: by 2002:a17:522:c983:b0:460:3032:e3c4 with SMTP id kr3csp2092338pvb; Sun, 18 Dec 2022 18:23:49 -0800 (PST) X-Google-Smtp-Source: AMrXdXuXz7TtQeb72Q4MAxJZG1WM0LKtHWcIck4SQLot2V/fY6/XdILMYM5zdlpCT4yFjkeqyJXV X-Received: by 2002:a05:6214:3986:b0:4f3:eb29:848d with SMTP id ny6-20020a056214398600b004f3eb29848dmr19723650qvb.17.1671416629272; Sun, 18 Dec 2022 18:23:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671416629; cv=none; d=google.com; s=arc-20160816; b=x0Wv9maVf1lud/ieoMXKDlzX5bDGScWRi9H+4NSzHC82+FYEmBPwwX29qhHbbu+Hf1 taQbKITxiKSFugc0EtEInLhipuI9/YP7KXujNX/Qo6PzaQUoJuWri2pfQjbzyTesxQqR zjl609NpOCe0wBSdasQUozdnheNNj3NDCvhCCFKJ5n58gV//M2duX5OPONmGBryiFJEg DgVrySZeXeshvVjk6T4E6AJFGbSU4/nUU8qgei9gzGj1ryxD0KQEJyhWyVIk5+Ojj+zA ZSM+Js7N/TCSXqcae80CgHqqL8ASeIDgj2noErsJ0tykx8CiiOGP90M8d6HOJMiHq2G7 pjbg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature:wdcironportexception:ironport-sdr:ironport-sdr :dkim-signature; bh=D5RY5Kk/nceV1oQAkjPdC/yhgl/phDrK6jPMk3pLOYI=; b=Row+WU0VEPdZUyrxYwdZpaomJc7GmtbKGzcDeuTguwO+03U8Zf1pO7MW5xMkpWpigI 8v4goeVR4icqBEJ3o1rJXlH8r9qDSed8QITfdBpkV5HpolpKvdMHND1jqHuN9gBc4XmV /yt1FiHoHJCYyamsQgFoDUFrf0e9ZlRXB4TYqHeNPnfqdMiqqvrKipqGuH8aLSL2tfZL leMQhU/V5RKK6CSN45KidizBi7e8aVV9QvxIQLAYFe2XfdkDNtsimGRcNTc828kIeWbK QENo/OXSsb1AV2VvZVbNXdFTjkTU7FksPPv4CyIElvk2XVYltzAKAwaeq9m6kVew4/kg c5pg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@wdc.com header.s=dkim.wdc.com header.b=b6vtPHYr; dkim=pass header.i=@opensource.wdc.com header.s=dkim header.b="Wbqm/S6P"; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=opensource.wdc.com Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id r4-20020a056214124400b004968b28d4c0si3496304qvv.530.2022.12.18.18.23.49 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Sun, 18 Dec 2022 18:23:49 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@wdc.com header.s=dkim.wdc.com header.b=b6vtPHYr; dkim=pass header.i=@opensource.wdc.com header.s=dkim header.b="Wbqm/S6P"; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=opensource.wdc.com Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1p75if-0008FU-Kl; Sun, 18 Dec 2022 21:17:33 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1p75ic-0008CO-LY for qemu-devel@nongnu.org; Sun, 18 Dec 2022 21:17:30 -0500 Received: from esa4.hgst.iphmx.com ([216.71.154.42]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1p75ia-00013c-Sf for qemu-devel@nongnu.org; Sun, 18 Dec 2022 21:17:30 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1671416248; x=1702952248; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=wLon510VHyvWrBnIFxTDZasif/XairXPaP+olplQ0og=; b=b6vtPHYrJ7xnMXChMfhWQih/SSpYJuwPIzhTxTZSWPi0YMp09mYkrU9q Qj4Y3nVNIh/LFLu2sQAvuQRz0977ELL7EYCRGRrzPotNbUHrCv+QWbSdb hBGOL4AhnkLsv1k9X1W1YmKnYD7gcImMhZXHZqpQCaeXrFHwE43ZEqs1B ksstIQXAlchZssEnnmQzMVYIX/e0V4vqSDkgic9V44CHS2AfNOJzVTD7t kvF6qvnqRQ8mIUp6DYF2wMhWlO2EIfSqBrVgV0WZ4ELnSWTr10eo09gKl FlfjKkARxCyd81DRvBuhaDLWyW5qQ5wj5W+yvMHxcXvY5fO3+gBiCv0Yn w==; X-IronPort-AV: E=Sophos;i="5.96,254,1665417600"; d="scan'208";a="217199291" Received: from uls-op-cesaip02.wdc.com (HELO uls-op-cesaep02.wdc.com) ([199.255.45.15]) by ob1.hgst.iphmx.com with ESMTP; 19 Dec 2022 10:17:28 +0800 IronPort-SDR: lqQtCCygyU1TrowuG2aK61OpvKEJ0c14667uQiUj8DcqZpW1z5CkGWlYPv1230IFjw+GP+Mwo8 aEPKSkvhCs1stjTSSOY1RvFyMvFqGfUfkLUlkj4DN8tBfSWiHuPZdKboqtkdSOJeK2NS0FOSl2 EuotbTo315wQXy/Ji64HBTJVBFup7NHoh+4lX56JtRTrjI5OzfdEjgKqmSP1idNqfiA5ZPYyva n1TqFnEJwIMrmbksAB8+gQXsVnwkdFVQFW1gSLXwfAQEeGP38RTj5twGbeZC/NLftfaT+SRLjp sSs= Received: from uls-op-cesaip01.wdc.com ([10.248.3.36]) by uls-op-cesaep02.wdc.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 18 Dec 2022 17:30:00 -0800 IronPort-SDR: h5Gh2fY42QsD/9jPnlf00PZkHRvV8vfaTdQ6AZdRiPyCW2p/O23GMLlWkgNunIO9uo1A+6Ouwj Iaizbfne+3uOB7WgnwwgFuwFXXrJ+FohMyC2tP3cNK94/VNyt/+5JhyCsrEhuYvxACydwwuRbD LWPv6xpmwqLncNEjCEnLu8gyKIvUkPuTnnqnXiKe4J4FEQ3KKxaGuiWA/mHCSrKWExvsg/Hr6j wtrIUjd0i3jBXL7wosZV9llgfTPX8/H8KB7ZNH/3qjQ8TFIlKgkIHm8A1c0wJHokFmJryOhECQ yZo= WDCIronportException: Internal Received: from usg-ed-osssrv.wdc.com ([10.3.10.180]) by uls-op-cesaip01.wdc.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 18 Dec 2022 18:17:28 -0800 Received: from usg-ed-osssrv.wdc.com (usg-ed-osssrv.wdc.com [127.0.0.1]) by usg-ed-osssrv.wdc.com (Postfix) with ESMTP id 4Nb3J80Kntz1RwtC for ; Sun, 18 Dec 2022 18:17:28 -0800 (PST) Authentication-Results: usg-ed-osssrv.wdc.com (amavisd-new); dkim=pass reason="pass (just generated, assumed good)" header.d=opensource.wdc.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d= opensource.wdc.com; h=content-transfer-encoding:mime-version :references:in-reply-to:x-mailer:message-id:date:subject:to :from; s=dkim; t=1671416247; x=1674008248; bh=wLon510VHyvWrBnIFx TDZasif/XairXPaP+olplQ0og=; b=Wbqm/S6Pi0KryiYj2KO7j8Vph0uC/IuaS/ 91wGuXsqjezK/Ua1SyWs0xWbaegwil9x3xnIjWwLLkc3mPWAz+HXMDZa5tHOL5JO Xp9oCxpaklz648/nnky824eMK5cesb5cMdTnHMuLj/TOuQVKmR/5vfwHsPE/nFbr Gc0XRwBVJa3pt6IVg54Bvf9tCv6/eDxi4l6+oBLC0RAQLkHLIjM4JqG80/QI/Mky TCcSCWGITj6g5ScNZ9yeTCWXdOz+HHd9ASJhSwGsvthyxA+7g38tUHa1z7zJnWYQ hAG4XCYjAdB1Rx1A/3rvFoK4um1XNy7n7pXtiYueY43zkrHCptHA== X-Virus-Scanned: amavisd-new at usg-ed-osssrv.wdc.com Received: from usg-ed-osssrv.wdc.com ([127.0.0.1]) by usg-ed-osssrv.wdc.com (usg-ed-osssrv.wdc.com [127.0.0.1]) (amavisd-new, port 10026) with ESMTP id bHyb_H29wSdE for ; Sun, 18 Dec 2022 18:17:27 -0800 (PST) Received: from toolbox.alistair23.me (unknown [10.225.167.4]) by usg-ed-osssrv.wdc.com (Postfix) with ESMTPSA id 4Nb3J54rKyz1RvLy; Sun, 18 Dec 2022 18:17:25 -0800 (PST) From: Alistair Francis To: qemu-devel@nongnu.org Cc: alistair23@gmail.com, Richard Henderson , LIU Zhiwei , Alistair Francis Subject: [PULL 06/45] tcg/riscv: Fix base register for user-only qemu_ld/st Date: Mon, 19 Dec 2022 12:16:24 +1000 Message-Id: <20221219021703.20473-7-alistair.francis@opensource.wdc.com> X-Mailer: git-send-email 2.38.1 In-Reply-To: <20221219021703.20473-1-alistair.francis@opensource.wdc.com> References: <20221219021703.20473-1-alistair.francis@opensource.wdc.com> MIME-Version: 1.0 Received-SPF: pass client-ip=216.71.154.42; envelope-from=prvs=345d64987=alistair.francis@opensource.wdc.com; helo=esa4.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org From: Richard Henderson When guest_base != 0, we were not coordinating the usage of TCG_REG_TMP0 as base properly, leading to a previous zero-extend of the input address being discarded. Shuffle the alignment check to the front, because that does not depend on the zero-extend, and it keeps the register usage clear. Set base after each step of the address arithmetic instead of before. Return the base register used from tcg_out_tlb_load, so as to keep that register choice localized to that function. Reported-by: LIU Zhiwei Signed-off-by: Richard Henderson Reviewed-by: LIU Zhiwei Reviewed-by: Alistair Francis Message-Id: <20221023233337.2846860-1-richard.henderson@linaro.org> Signed-off-by: Alistair Francis --- tcg/riscv/tcg-target.c.inc | 39 +++++++++++++++++++++----------------- 1 file changed, 22 insertions(+), 17 deletions(-) diff --git a/tcg/riscv/tcg-target.c.inc b/tcg/riscv/tcg-target.c.inc index 2a84c57bec..e3b608034f 100644 --- a/tcg/riscv/tcg-target.c.inc +++ b/tcg/riscv/tcg-target.c.inc @@ -923,9 +923,9 @@ static void tcg_out_goto(TCGContext *s, const tcg_insn_unit *target) tcg_debug_assert(ok); } -static void tcg_out_tlb_load(TCGContext *s, TCGReg addrl, - TCGReg addrh, MemOpIdx oi, - tcg_insn_unit **label_ptr, bool is_load) +static TCGReg tcg_out_tlb_load(TCGContext *s, TCGReg addrl, + TCGReg addrh, MemOpIdx oi, + tcg_insn_unit **label_ptr, bool is_load) { MemOp opc = get_memop(oi); unsigned s_bits = opc & MO_SIZE; @@ -975,6 +975,7 @@ static void tcg_out_tlb_load(TCGContext *s, TCGReg addrl, addrl = TCG_REG_TMP0; } tcg_out_opc_reg(s, OPC_ADD, TCG_REG_TMP0, TCG_REG_TMP2, addrl); + return TCG_REG_TMP0; } static void add_qemu_ldst_label(TCGContext *s, int is_ld, MemOpIdx oi, @@ -1177,7 +1178,7 @@ static void tcg_out_qemu_ld(TCGContext *s, const TCGArg *args, bool is_64) #else unsigned a_bits; #endif - TCGReg base = TCG_REG_TMP0; + TCGReg base; data_regl = *args++; data_regh = (TCG_TARGET_REG_BITS == 32 && is_64 ? *args++ : 0); @@ -1187,23 +1188,25 @@ static void tcg_out_qemu_ld(TCGContext *s, const TCGArg *args, bool is_64) opc = get_memop(oi); #if defined(CONFIG_SOFTMMU) - tcg_out_tlb_load(s, addr_regl, addr_regh, oi, label_ptr, 1); + base = tcg_out_tlb_load(s, addr_regl, addr_regh, oi, label_ptr, 1); tcg_out_qemu_ld_direct(s, data_regl, data_regh, base, opc, is_64); add_qemu_ldst_label(s, 1, oi, (is_64 ? TCG_TYPE_I64 : TCG_TYPE_I32), data_regl, data_regh, addr_regl, addr_regh, s->code_ptr, label_ptr); #else - if (TCG_TARGET_REG_BITS > TARGET_LONG_BITS) { - tcg_out_ext32u(s, base, addr_regl); - addr_regl = base; - } a_bits = get_alignment_bits(opc); if (a_bits) { tcg_out_test_alignment(s, true, addr_regl, a_bits); } + base = addr_regl; + if (TCG_TARGET_REG_BITS > TARGET_LONG_BITS) { + tcg_out_ext32u(s, TCG_REG_TMP0, base); + base = TCG_REG_TMP0; + } if (guest_base != 0) { - tcg_out_opc_reg(s, OPC_ADD, base, TCG_GUEST_BASE_REG, addr_regl); + tcg_out_opc_reg(s, OPC_ADD, TCG_REG_TMP0, TCG_GUEST_BASE_REG, base); + base = TCG_REG_TMP0; } tcg_out_qemu_ld_direct(s, data_regl, data_regh, base, opc, is_64); #endif @@ -1249,7 +1252,7 @@ static void tcg_out_qemu_st(TCGContext *s, const TCGArg *args, bool is_64) #else unsigned a_bits; #endif - TCGReg base = TCG_REG_TMP0; + TCGReg base; data_regl = *args++; data_regh = (TCG_TARGET_REG_BITS == 32 && is_64 ? *args++ : 0); @@ -1259,23 +1262,25 @@ static void tcg_out_qemu_st(TCGContext *s, const TCGArg *args, bool is_64) opc = get_memop(oi); #if defined(CONFIG_SOFTMMU) - tcg_out_tlb_load(s, addr_regl, addr_regh, oi, label_ptr, 0); + base = tcg_out_tlb_load(s, addr_regl, addr_regh, oi, label_ptr, 0); tcg_out_qemu_st_direct(s, data_regl, data_regh, base, opc); add_qemu_ldst_label(s, 0, oi, (is_64 ? TCG_TYPE_I64 : TCG_TYPE_I32), data_regl, data_regh, addr_regl, addr_regh, s->code_ptr, label_ptr); #else - if (TCG_TARGET_REG_BITS > TARGET_LONG_BITS) { - tcg_out_ext32u(s, base, addr_regl); - addr_regl = base; - } a_bits = get_alignment_bits(opc); if (a_bits) { tcg_out_test_alignment(s, false, addr_regl, a_bits); } + base = addr_regl; + if (TCG_TARGET_REG_BITS > TARGET_LONG_BITS) { + tcg_out_ext32u(s, TCG_REG_TMP0, base); + base = TCG_REG_TMP0; + } if (guest_base != 0) { - tcg_out_opc_reg(s, OPC_ADD, base, TCG_GUEST_BASE_REG, addr_regl); + tcg_out_opc_reg(s, OPC_ADD, TCG_REG_TMP0, TCG_GUEST_BASE_REG, base); + base = TCG_REG_TMP0; } tcg_out_qemu_st_direct(s, data_regl, data_regh, base, opc); #endif