From patchwork Fri Jan 27 17:55:01 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 647519 Delivered-To: patch@linaro.org Received: by 2002:a17:522:b9de:b0:4b9:b062:db3b with SMTP id fj30csp960051pvb; Fri, 27 Jan 2023 09:57:57 -0800 (PST) X-Google-Smtp-Source: AK7set8+QfQLFmQEPkpipTLKLuNo9J6x2K+scG46AB+/7B5FCsX2FePAUEVkte2V32FrYTlGSo2Z X-Received: by 2002:a05:6214:62c:b0:537:8125:b53e with SMTP id a12-20020a056214062c00b005378125b53emr12484521qvx.37.1674842277402; Fri, 27 Jan 2023 09:57:57 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1674842277; cv=none; d=google.com; s=arc-20160816; b=y3aN/H3PrwIcLD5SxVSG5DZrpsV0TgL+np7kAndy/+Md7DV1ITh+Opl2TXkzyCn8qy fYe9eqrhgywJo3LXm3RqSg3l9VCNzL0ZuaMpskEJ7bweLl4kBpnC1DvBb/s90rc6ezxh A/1eEc1o/R1VYogCDq9B/kioezQOvEedKyl+4l+P0Iy7iHqqf9SIpefCwkd8u9jBs4JZ INgKXjpbteQqEQ0GKUd1Dj6uTDg7J60YH6MdQQsg2TMOuQD6sGc5l/FiNFKP1N2SxnmH CqPBVu8ZJ70gR5+/ebpkI5tWiTEspX8OVKPEBkOtNYr428/Q7Txz/N/5kn+8Q+5qKYca cjDA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=SBnCc5Tj6B1s+gQWTz46ImxiGdlTNdwUHpkSm8JYnEs=; b=O/W+4W+5cMMZsk8r2LNUPdXK8n+CnD8nNkHh8TDtuSR7/x2GM1Z9/szV5mp6CKWJUf LxuolsXHSH1v49pXh06eZykGyVqUr62GShgtMYuhfJj7R3Yh/6Kf+EpYLZ4/jtWr1vFm fUg9EWx3UpDguPm4fzLTK4Uz7sJvBI2ucTqYj66SG84G/R8DmCYxCVaGorJ+NhEAh0Jc Kj2BntyE6K29XNGT1R4SZ7o/x51GR62VOfezfYK2vJZWiZY2itetfZ7A8pHehxUaHIdW Pr1Qp2BZ+ry6ssR5VsvUGT27GQeKREPRf/a5cFeJuu5Bv3yDuCmqIl0XqzFDSOazOAI0 sdLw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=WkQEZlvO; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id d6-20020a37c406000000b0070256c10513si3076930qki.15.2023.01.27.09.57.57 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Fri, 27 Jan 2023 09:57:57 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=WkQEZlvO; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1pLSwv-0000s9-E7; Fri, 27 Jan 2023 12:55:41 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1pLSwo-0000oT-Jm for qemu-devel@nongnu.org; Fri, 27 Jan 2023 12:55:35 -0500 Received: from mail-wr1-x42c.google.com ([2a00:1450:4864:20::42c]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1pLSwl-00063p-IC for qemu-devel@nongnu.org; Fri, 27 Jan 2023 12:55:34 -0500 Received: by mail-wr1-x42c.google.com with SMTP id y1so5695226wru.2 for ; Fri, 27 Jan 2023 09:55:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=SBnCc5Tj6B1s+gQWTz46ImxiGdlTNdwUHpkSm8JYnEs=; b=WkQEZlvO7D3F7QxyLSQhCbjh2RVlsKp79FvtyC8cUR5keIS0r2omeYNX73r8abvXI5 65x6jf7TziE0WLQUveHWHACGV+Bu9Ibwv9i6DC4f/etVJHgigEdv3P74vQylscKSNDIU JK4BjxKw4b1TrJW1M8TOIXuEOyTxDfHlMUgdFOxf/0ftLUg7rxapzXc+03W4Xqj1lpkK g1w2D7OzW5ddakn5ezJB+S2y8iWG5pc8qNelBRCaWfeUpy7S4bQ9WYwP6FFnxrH/iQ+O eonVhm689eKoGl5Vv1+jdln8vJKoD5O4rUSbIftSVIZS7lsGoJnNWat4Yz2T1W6Sn8UV Cg6Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=SBnCc5Tj6B1s+gQWTz46ImxiGdlTNdwUHpkSm8JYnEs=; b=z7bYsnjhzAXbcrgctTLsJZtdOifUuDHtug6uJQi944Y7/P0FwNxWdwwMRGwmZr6HTK 9vzSdNqM/YpOClY//VUVaGotu/TkjhK5PVjqY4U3oU/4GYa0RutzDIrkXOq0w6p1y8nO A3CPJghEq5V2DPbMPq8rLRt/Rj906+yzKOOlWhNFxCG1JoSgmys1a21miM0I55E/wNtz e7MoL6pOjizWEkVdtJfATy5sRu+UNhKhApjfWP1CBopiD5lT3obMOn82WEcMKVm5L/De +NCurA510uyz1Ma4YZLHOjrIaaTXT+ZBFSjH/PtJE671jVlJTXpwUVDmlZ1P/zOxa+y5 IzDA== X-Gm-Message-State: AO0yUKVb7FfB8hD0zoDyeIJCDlXIkuhlsdPNb1ce3dV2Ep1379JXpIQE sU/VG/eO6tGuaGCrgXRUvMohheKgRItwobC9 X-Received: by 2002:a5d:4578:0:b0:2bf:c725:85 with SMTP id a24-20020a5d4578000000b002bfc7250085mr5616739wrc.12.1674842128124; Fri, 27 Jan 2023 09:55:28 -0800 (PST) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [2001:8b0:1d0::2]) by smtp.gmail.com with ESMTPSA id l13-20020adff48d000000b002366e3f1497sm4545089wro.6.2023.01.27.09.55.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Jan 2023 09:55:27 -0800 (PST) From: Peter Maydell To: qemu-arm@nongnu.org, qemu-devel@nongnu.org Subject: [PATCH 17/23] target/arm: Mark up sysregs for HFGITR bits 12..17 Date: Fri, 27 Jan 2023 17:55:01 +0000 Message-Id: <20230127175507.2895013-18-peter.maydell@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230127175507.2895013-1-peter.maydell@linaro.org> References: <20230127175507.2895013-1-peter.maydell@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::42c; envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x42c.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Mark up the sysreg definitions for the system instructions trapped by HFGITR bits 12..17. These bits cover AT address translation instructions. Signed-off-by: Peter Maydell Reviewed-by: Richard Henderson --- target/arm/cpregs.h | 6 ++++++ target/arm/helper.c | 6 ++++++ 2 files changed, 12 insertions(+) diff --git a/target/arm/cpregs.h b/target/arm/cpregs.h index 6596c2a1233..1f74308ef5d 100644 --- a/target/arm/cpregs.h +++ b/target/arm/cpregs.h @@ -660,6 +660,12 @@ typedef enum FGTBit { DO_BIT(HFGITR, DCCVADP), DO_BIT(HFGITR, DCCIVAC), DO_BIT(HFGITR, DCZVA), + DO_BIT(HFGITR, ATS1E1R), + DO_BIT(HFGITR, ATS1E1W), + DO_BIT(HFGITR, ATS1E0R), + DO_BIT(HFGITR, ATS1E0W), + DO_BIT(HFGITR, ATS1E1RP), + DO_BIT(HFGITR, ATS1E1WP), } FGTBit; #undef DO_BIT diff --git a/target/arm/helper.c b/target/arm/helper.c index 51866ba70e9..8b9c7fcc3a4 100644 --- a/target/arm/helper.c +++ b/target/arm/helper.c @@ -5400,18 +5400,22 @@ static const ARMCPRegInfo v8_cp_reginfo[] = { { .name = "AT_S1E1R", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 8, .opc2 = 0, .access = PL1_W, .type = ARM_CP_NO_RAW | ARM_CP_RAISES_EXC, + .fgt = FGT_ATS1E1R, .writefn = ats_write64 }, { .name = "AT_S1E1W", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 8, .opc2 = 1, .access = PL1_W, .type = ARM_CP_NO_RAW | ARM_CP_RAISES_EXC, + .fgt = FGT_ATS1E1W, .writefn = ats_write64 }, { .name = "AT_S1E0R", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 8, .opc2 = 2, .access = PL1_W, .type = ARM_CP_NO_RAW | ARM_CP_RAISES_EXC, + .fgt = FGT_ATS1E0R, .writefn = ats_write64 }, { .name = "AT_S1E0W", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 8, .opc2 = 3, .access = PL1_W, .type = ARM_CP_NO_RAW | ARM_CP_RAISES_EXC, + .fgt = FGT_ATS1E0W, .writefn = ats_write64 }, { .name = "AT_S12E1R", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 4, .crn = 7, .crm = 8, .opc2 = 4, @@ -7880,10 +7884,12 @@ static const ARMCPRegInfo ats1e1_reginfo[] = { { .name = "AT_S1E1RP", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 9, .opc2 = 0, .access = PL1_W, .type = ARM_CP_NO_RAW | ARM_CP_RAISES_EXC, + .fgt = FGT_ATS1E1RP, .writefn = ats_write64 }, { .name = "AT_S1E1WP", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 9, .opc2 = 1, .access = PL1_W, .type = ARM_CP_NO_RAW | ARM_CP_RAISES_EXC, + .fgt = FGT_ATS1E1WP, .writefn = ats_write64 }, };