From patchwork Mon Jan 30 18:24:53 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 648555 Delivered-To: patch@linaro.org Received: by 2002:a17:522:d8c:b0:4be:c3dc:14d8 with SMTP id d12csp1307187pva; Mon, 30 Jan 2023 10:27:00 -0800 (PST) X-Google-Smtp-Source: AK7set/xViWP9LgjpSH1n55ruNi48S98WLbi96MgmacXSMlS1ADmWcIL0FKR84H8C6rWIisjdEmC X-Received: by 2002:ac8:5b81:0:b0:3b8:1743:89dc with SMTP id a1-20020ac85b81000000b003b8174389dcmr29218606qta.2.1675103220661; Mon, 30 Jan 2023 10:27:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1675103220; cv=none; d=google.com; s=arc-20160816; b=fz/1wK0UBkBCKMNELxhQCP9TkhrsWrH4B3Alfu0p8mEWvJWzsAPHRdSYk+K6eb0r67 8iUlLcBOhgWjnpyWMx8t/LF+0CMjHQRD4tIX5rcP6lSKwM9ZI28oflCIDPHI38cdaILO w/EWFkfnloxz75FRZjf1jJMBhy8zutAqJEY+rlg/4PQjVE2TVp0U/gh5dbsefa2Qzo8A dW+wlULcKDUM1y0sZGFrdEhh9HLSfNWe5lxu5rnbwi/TO9qLWE9oxDVjuvet7GMOUMlM kw5l+V0s4RAwGOXwqooaju2olbtjBDzRL15fq14s6a4VJvF7DAZcYWVaxOHTYg8Crx8b tIfA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=MAYX9K/USg+OVRf9ZuIQOjuYSB6K+peI9C4rgnqGo8A=; b=ikrEYm20QP0eK+KMOiIFPGu9AJsxW4MxslA8d/0bmHWqDlfsTIHeEdn+PgJEY4emrl MPKmt6aNyCjM25Mm1/ZEBJv/qvQWMBIIPxNiX0C5/50ZCKf8FV/9mgAijOfpOK5yIu8e YrRy6dZZz127pM8brzwwPwmuQZPw5czfaZQZ+NIrHRiI7ZrvM8ZrCGddqHJzKn7zOTsJ gSrPDTAqzKRtiSPiWo/G0O/s1pf2F7RB8EGnITXOCE4yv4mIDtl6F55Ipw9bzlF2bpJa qd2VlLvlimZNb9o6n23WuOUxz3DVdl9/c1e/ZqiVJUkpK1LJXEKu28KVQNSwp0Mtk3+W S3fQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=MluMrtj5; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id l12-20020a05622a174c00b003ac3ee781d3si7196104qtk.36.2023.01.30.10.27.00 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Mon, 30 Jan 2023 10:27:00 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=MluMrtj5; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1pMYqS-0001E6-Cb; Mon, 30 Jan 2023 13:25:32 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1pMYqK-00017x-QJ for qemu-devel@nongnu.org; Mon, 30 Jan 2023 13:25:24 -0500 Received: from mail-wr1-x42c.google.com ([2a00:1450:4864:20::42c]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1pMYqF-0008Or-BL for qemu-devel@nongnu.org; Mon, 30 Jan 2023 13:25:24 -0500 Received: by mail-wr1-x42c.google.com with SMTP id m7so11983955wru.8 for ; Mon, 30 Jan 2023 10:25:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=MAYX9K/USg+OVRf9ZuIQOjuYSB6K+peI9C4rgnqGo8A=; b=MluMrtj5ve5Ko5h5H2tr99El3EC7BzgY/Ps9e82nzxZz/ip5szJnDgUWcmu5o/ZtPw /dH8z14ODI1/ydttoY5n3icEGmL2X8o0ecKaCgrsIYDP6f2y3zdfDo0dRgzUNQFYl1xl 4QjGLkdkDGPF8TYg68Q54f7kH99QTk36Tm5nQxQgE+49a2xMr8KehH+XHz5xwg4CS20V p0474pIIkaVTcNA1A24oDVyQn4Gj+1yfUpR3imFtqkZ3lCUhNqjWV0jjcC8yUcuvlWiV v4PEMiO3hqZk+ouWfj3lkVN1XWcULb5IHPGBqPH0sraicG+jUM9snPQvlEKNONnQYPOy Fm6Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=MAYX9K/USg+OVRf9ZuIQOjuYSB6K+peI9C4rgnqGo8A=; b=Dqr7Vo5Xpk2YzFCRC+uyWzC9PjJLEXRzQDB/QwM9t9o9e+bAPXjsGqUqClql8sNZrb S3K0aj76SBP3S4EpDYk7uC0CssR6HfrCyACOz2Wpvr5pFgH8LG7dnrmwknhxLlcwG71L HAdjQavQO6A7/zHg25QfqAwuVYIep/Y28c+KTlxygnpRgLO8FET9VGMdcKVowrLiQrac 3dsLB+DBFwVCh1XzkFPzTlt4jHylUeAgKSS1ANpbYjs0AKZtMWkOMxeZY1ohE7O54Vms 6ni/xI4o3kL1a4KNhw5JziOVnRSACSXioUQD1AZcjBVg3KcFDuVFWt6gg03pLkMCpQLm W74w== X-Gm-Message-State: AO0yUKWu3ydiRTtyNLEFRsSw/LcXZ7NwbgFqP9uzjNGXLR+KM2oeBd/p Nm0mPAx1zjUsDwOs8YFLDNZKKg== X-Received: by 2002:a5d:595e:0:b0:2bf:ee58:72ae with SMTP id e30-20020a5d595e000000b002bfee5872aemr3591306wri.50.1675103118598; Mon, 30 Jan 2023 10:25:18 -0800 (PST) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [2001:8b0:1d0::2]) by smtp.gmail.com with ESMTPSA id l16-20020adffe90000000b002b8fe58d6desm12245202wrr.62.2023.01.30.10.25.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 30 Jan 2023 10:25:17 -0800 (PST) From: Peter Maydell To: qemu-arm@nongnu.org, qemu-devel@nongnu.org Subject: [PATCH v2 17/23] target/arm: Mark up sysregs for HFGITR bits 12..17 Date: Mon, 30 Jan 2023 18:24:53 +0000 Message-Id: <20230130182459.3309057-18-peter.maydell@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230130182459.3309057-1-peter.maydell@linaro.org> References: <20230130182459.3309057-1-peter.maydell@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::42c; envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x42c.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Mark up the sysreg definitions for the system instructions trapped by HFGITR bits 12..17. These bits cover AT address translation instructions. Signed-off-by: Peter Maydell Reviewed-by: Richard Henderson Message-id: 20230127175507.2895013-18-peter.maydell@linaro.org --- target/arm/cpregs.h | 6 ++++++ target/arm/helper.c | 6 ++++++ 2 files changed, 12 insertions(+) diff --git a/target/arm/cpregs.h b/target/arm/cpregs.h index 6596c2a1233..1f74308ef5d 100644 --- a/target/arm/cpregs.h +++ b/target/arm/cpregs.h @@ -660,6 +660,12 @@ typedef enum FGTBit { DO_BIT(HFGITR, DCCVADP), DO_BIT(HFGITR, DCCIVAC), DO_BIT(HFGITR, DCZVA), + DO_BIT(HFGITR, ATS1E1R), + DO_BIT(HFGITR, ATS1E1W), + DO_BIT(HFGITR, ATS1E0R), + DO_BIT(HFGITR, ATS1E0W), + DO_BIT(HFGITR, ATS1E1RP), + DO_BIT(HFGITR, ATS1E1WP), } FGTBit; #undef DO_BIT diff --git a/target/arm/helper.c b/target/arm/helper.c index 51866ba70e9..8b9c7fcc3a4 100644 --- a/target/arm/helper.c +++ b/target/arm/helper.c @@ -5400,18 +5400,22 @@ static const ARMCPRegInfo v8_cp_reginfo[] = { { .name = "AT_S1E1R", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 8, .opc2 = 0, .access = PL1_W, .type = ARM_CP_NO_RAW | ARM_CP_RAISES_EXC, + .fgt = FGT_ATS1E1R, .writefn = ats_write64 }, { .name = "AT_S1E1W", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 8, .opc2 = 1, .access = PL1_W, .type = ARM_CP_NO_RAW | ARM_CP_RAISES_EXC, + .fgt = FGT_ATS1E1W, .writefn = ats_write64 }, { .name = "AT_S1E0R", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 8, .opc2 = 2, .access = PL1_W, .type = ARM_CP_NO_RAW | ARM_CP_RAISES_EXC, + .fgt = FGT_ATS1E0R, .writefn = ats_write64 }, { .name = "AT_S1E0W", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 8, .opc2 = 3, .access = PL1_W, .type = ARM_CP_NO_RAW | ARM_CP_RAISES_EXC, + .fgt = FGT_ATS1E0W, .writefn = ats_write64 }, { .name = "AT_S12E1R", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 4, .crn = 7, .crm = 8, .opc2 = 4, @@ -7880,10 +7884,12 @@ static const ARMCPRegInfo ats1e1_reginfo[] = { { .name = "AT_S1E1RP", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 9, .opc2 = 0, .access = PL1_W, .type = ARM_CP_NO_RAW | ARM_CP_RAISES_EXC, + .fgt = FGT_ATS1E1RP, .writefn = ats_write64 }, { .name = "AT_S1E1WP", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 9, .opc2 = 1, .access = PL1_W, .type = ARM_CP_NO_RAW | ARM_CP_RAISES_EXC, + .fgt = FGT_ATS1E1WP, .writefn = ats_write64 }, };