From patchwork Tue May 30 18:59:39 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 686915 Delivered-To: patch@linaro.org Received: by 2002:a5d:4d8a:0:0:0:0:0 with SMTP id b10csp895729wru; Tue, 30 May 2023 12:06:50 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ72BUgPu87WdL9F4bUpCGCvvg4qusJnfcbAZ8ONO9Yr5LAo8qX4wRAHD0nKW2178xZyuhHC X-Received: by 2002:a05:6214:5281:b0:626:1e4e:b5b7 with SMTP id kj1-20020a056214528100b006261e4eb5b7mr3506351qvb.59.1685473610279; Tue, 30 May 2023 12:06:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685473610; cv=none; d=google.com; s=arc-20160816; b=wqXv1oRJQNclcZ26my+YZd8aRprm+az5EF3g8yKS1MEAoh5xyHjc07dSHovv6fM3TW DtAGqtSt2/eyAMgyfgJZoYUfOJJPNTMD1YnOMEoXiGUVrMveJm6xcDZ/4LRMCbdWVP0u MWLaxI8eBGc71N06xoI4ukDtLBdnJWmW2NXaDW0KI8m24QfYqV4POV12peXVYGeZvgQ8 rbEHzZcyEXUiI++taF01VHEFmi4r92FAKfMGKZ9KRHBvknYhX/hpVhyh1IuUzBqF4odx N6EvPKiXRSygvJXiwDSrU2CB9b7zjWrOXlt7WbGxG1tdvGTaRfRqxeu1ZpGK7rracD+Z LZkg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=THCpcxyaxIonARB18ZEJU/aEw9sHk0dGbfMhhJCYQDQ=; b=vikk2ptVx3LWjKvQzl/A2xZHFAxmTQ/EKp7AhNTPSVbvQlpzWrgdq/EYVEZmeEqSlz JiLH3inYyn5FTV42QwrqKt464j5j91YEQqusI6cYCIv1BU6eh/6QadKGKNW4lN2qChxG 7FHAp09V0zxcBnuJHL50/adCu7CwpCeL2CN0EQOgwmALK5hNLSwp+DGMkTffTw/zCTv7 wNmpHUKcHRppylxjl0djkL55nnD3WPwmYR2e/jprdnLoHgfdobJwiDzqGlYVIGASYUdQ IahQD5nQyDZm2y+jmtaGKAaky8j59hRnBUpwK68HwkOjE13hU/pRDXBBXvzdIeBrVw1l FIdA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=PbZOEHJe; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id m9-20020ad45dc9000000b00623857fabfbsi7108939qvh.196.2023.05.30.12.06.50 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Tue, 30 May 2023 12:06:50 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=PbZOEHJe; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1q44a0-0000vN-N1; Tue, 30 May 2023 15:00:29 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1q44Zm-0000qM-Kw for qemu-devel@nongnu.org; Tue, 30 May 2023 15:00:11 -0400 Received: from mail-pf1-x42b.google.com ([2607:f8b0:4864:20::42b]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1q44Zk-00017m-CA for qemu-devel@nongnu.org; Tue, 30 May 2023 15:00:10 -0400 Received: by mail-pf1-x42b.google.com with SMTP id d2e1a72fcca58-64fec2e0e25so1352886b3a.1 for ; Tue, 30 May 2023 12:00:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1685473206; x=1688065206; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=THCpcxyaxIonARB18ZEJU/aEw9sHk0dGbfMhhJCYQDQ=; b=PbZOEHJeEsdoDfETLKmDRTcuf4cGXn6944qdU1fEA+aCe5nmBEisLoig0httKIkE9b hkxhjnJLwPSNC5f6O0VCgfFE9jmnj0FBdlxhcQZalOe8LaQ5X/DFDBEEYzJEvEnLgFDc 8PSHTEt+I2xe6vPx2HtEYa9RxmOR3H/17Qqd6QCfhyh5duOfIjCBy7ZrY4Sji10XrjWA ECdi0aciXYmFMVP1CieB7DzX1T9pcIeYpBhwMUQmn0W5x4J0p9zJThQRFa+Zh2/ud/XH pM8xQeoszFgUPFAscmjCogODSEx+31sA1Afrnqwzx3k/gWI4p6YaNV5DYKJPFVGrVMgY Cvaw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1685473206; x=1688065206; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=THCpcxyaxIonARB18ZEJU/aEw9sHk0dGbfMhhJCYQDQ=; b=IAriwQQGG3l5FCVo/a5jTkSTRzXIAZc6AHPJdzXMbCxImU8JrFLJR1Atw7g+uWBbDf WSRwBh8YsdNErMVzay4DHBghicl7NCzuKpV/7tmCVpqlwxobdLo9EdaRz8sy39ticlgb Cu8pQwbvSzxxdu7jTiRdNDoMFGd+XQXJ7O2/QUb53D6kavaX1UKyGXxvNQh4/EKWrEYN 9wF97Uxn+aIfOVOGT3OWVwFHI0zjgXhUUYVXB5DiHCmim4P1cyV6A/SgX4sqy2jxE3YV KOIGlHS9Sjw61cvywReqStBB6ckMeBHGMbT7ay0zuR6n/9VSSGZyaqoCXDinVxvdgpPy OzdA== X-Gm-Message-State: AC+VfDyHH1JGDEggUnZqFrw6HWNQnb1Y83LuULaxL9+iRh2IkgmTT6C3 qrrVn1Cl1nLx+kVTx713Wq/lDvVJUKfdTXz1474= X-Received: by 2002:a05:6a21:6d83:b0:10b:b401:8435 with SMTP id wl3-20020a056a216d8300b0010bb4018435mr4183426pzb.16.1685473205320; Tue, 30 May 2023 12:00:05 -0700 (PDT) Received: from stoup.. ([2602:ae:1598:4c01:35a2:c45d:7485:f488]) by smtp.gmail.com with ESMTPSA id g18-20020a63fa52000000b0051f14839bf3sm9128496pgk.34.2023.05.30.12.00.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 30 May 2023 12:00:04 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= Subject: [PULL 17/27] tcg: Remove TCG_TARGET_TLB_DISPLACEMENT_BITS Date: Tue, 30 May 2023 11:59:39 -0700 Message-Id: <20230530185949.410208-18-richard.henderson@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230530185949.410208-1-richard.henderson@linaro.org> References: <20230530185949.410208-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::42b; envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x42b.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org The last use was removed by e77c89fb086a. Fixes: e77c89fb086a ("cputlb: Remove static tlb sizing") Reviewed-by: Philippe Mathieu-Daudé Signed-off-by: Richard Henderson --- tcg/aarch64/tcg-target.h | 1 - tcg/arm/tcg-target.h | 1 - tcg/i386/tcg-target.h | 1 - tcg/mips/tcg-target.h | 1 - tcg/ppc/tcg-target.h | 1 - tcg/riscv/tcg-target.h | 1 - tcg/s390x/tcg-target.h | 1 - tcg/sparc64/tcg-target.h | 1 - tcg/tci/tcg-target.h | 1 - 9 files changed, 9 deletions(-) diff --git a/tcg/aarch64/tcg-target.h b/tcg/aarch64/tcg-target.h index 192a2758c5..ce64de06e5 100644 --- a/tcg/aarch64/tcg-target.h +++ b/tcg/aarch64/tcg-target.h @@ -16,7 +16,6 @@ #include "host/cpuinfo.h" #define TCG_TARGET_INSN_UNIT_SIZE 4 -#define TCG_TARGET_TLB_DISPLACEMENT_BITS 24 #define MAX_CODE_GEN_BUFFER_SIZE ((size_t)-1) typedef enum { diff --git a/tcg/arm/tcg-target.h b/tcg/arm/tcg-target.h index 65efc538f4..c649db72a6 100644 --- a/tcg/arm/tcg-target.h +++ b/tcg/arm/tcg-target.h @@ -31,7 +31,6 @@ extern int arm_arch; #define use_armv7_instructions (__ARM_ARCH >= 7 || arm_arch >= 7) #define TCG_TARGET_INSN_UNIT_SIZE 4 -#define TCG_TARGET_TLB_DISPLACEMENT_BITS 16 #define MAX_CODE_GEN_BUFFER_SIZE UINT32_MAX typedef enum { diff --git a/tcg/i386/tcg-target.h b/tcg/i386/tcg-target.h index b167f1e8d6..1468f8ef25 100644 --- a/tcg/i386/tcg-target.h +++ b/tcg/i386/tcg-target.h @@ -28,7 +28,6 @@ #include "host/cpuinfo.h" #define TCG_TARGET_INSN_UNIT_SIZE 1 -#define TCG_TARGET_TLB_DISPLACEMENT_BITS 31 #ifdef __x86_64__ # define TCG_TARGET_REG_BITS 64 diff --git a/tcg/mips/tcg-target.h b/tcg/mips/tcg-target.h index 8fbb6c6507..e4806f6ff5 100644 --- a/tcg/mips/tcg-target.h +++ b/tcg/mips/tcg-target.h @@ -36,7 +36,6 @@ #endif #define TCG_TARGET_INSN_UNIT_SIZE 4 -#define TCG_TARGET_TLB_DISPLACEMENT_BITS 16 #define TCG_TARGET_NB_REGS 32 #define MAX_CODE_GEN_BUFFER_SIZE ((size_t)-1) diff --git a/tcg/ppc/tcg-target.h b/tcg/ppc/tcg-target.h index 204b70f86a..40f20b0c1a 100644 --- a/tcg/ppc/tcg-target.h +++ b/tcg/ppc/tcg-target.h @@ -34,7 +34,6 @@ #define TCG_TARGET_NB_REGS 64 #define TCG_TARGET_INSN_UNIT_SIZE 4 -#define TCG_TARGET_TLB_DISPLACEMENT_BITS 16 typedef enum { TCG_REG_R0, TCG_REG_R1, TCG_REG_R2, TCG_REG_R3, diff --git a/tcg/riscv/tcg-target.h b/tcg/riscv/tcg-target.h index 62fe61af7b..54fdff0caa 100644 --- a/tcg/riscv/tcg-target.h +++ b/tcg/riscv/tcg-target.h @@ -35,7 +35,6 @@ #define TCG_TARGET_REG_BITS 64 #define TCG_TARGET_INSN_UNIT_SIZE 4 -#define TCG_TARGET_TLB_DISPLACEMENT_BITS 20 #define TCG_TARGET_NB_REGS 32 #define MAX_CODE_GEN_BUFFER_SIZE ((size_t)-1) diff --git a/tcg/s390x/tcg-target.h b/tcg/s390x/tcg-target.h index ec96952172..9a405003b9 100644 --- a/tcg/s390x/tcg-target.h +++ b/tcg/s390x/tcg-target.h @@ -26,7 +26,6 @@ #define S390_TCG_TARGET_H #define TCG_TARGET_INSN_UNIT_SIZE 2 -#define TCG_TARGET_TLB_DISPLACEMENT_BITS 19 /* We have a +- 4GB range on the branches; leave some slop. */ #define MAX_CODE_GEN_BUFFER_SIZE (3 * GiB) diff --git a/tcg/sparc64/tcg-target.h b/tcg/sparc64/tcg-target.h index 31c5537379..d454278811 100644 --- a/tcg/sparc64/tcg-target.h +++ b/tcg/sparc64/tcg-target.h @@ -26,7 +26,6 @@ #define SPARC_TCG_TARGET_H #define TCG_TARGET_INSN_UNIT_SIZE 4 -#define TCG_TARGET_TLB_DISPLACEMENT_BITS 32 #define TCG_TARGET_NB_REGS 32 #define MAX_CODE_GEN_BUFFER_SIZE (2 * GiB) diff --git a/tcg/tci/tcg-target.h b/tcg/tci/tcg-target.h index 28dc6d5cfc..60a6ed65ce 100644 --- a/tcg/tci/tcg-target.h +++ b/tcg/tci/tcg-target.h @@ -42,7 +42,6 @@ #define TCG_TARGET_INTERPRETER 1 #define TCG_TARGET_INSN_UNIT_SIZE 4 -#define TCG_TARGET_TLB_DISPLACEMENT_BITS 32 #define MAX_CODE_GEN_BUFFER_SIZE ((size_t)-1) #if UINTPTR_MAX == UINT32_MAX