From patchwork Tue Dec 3 20:08:27 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 846970 Delivered-To: patch@linaro.org Received: by 2002:a5d:44cd:0:b0:385:e875:8a9e with SMTP id z13csp701579wrr; Tue, 3 Dec 2024 12:09:25 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCUHUh2Ki8Jd0KN5UI0liYwun4Qoak6x/i/FswY8MG+oIFi55Ro1y0k7vPfuC8GPppxG29xrDg==@linaro.org X-Google-Smtp-Source: AGHT+IE3zKo/AgN693E3dJjvOtFUiWoo+qpivnbaHIxUs5TBwaCtH7LXbvlkBL1JoDLrcz6OOcc2 X-Received: by 2002:a05:6122:3d10:b0:50a:cb38:31d5 with SMTP id 71dfb90a1353d-515bf589ef3mr4513040e0c.12.1733256565415; Tue, 03 Dec 2024 12:09:25 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733256565; cv=none; d=google.com; s=arc-20240605; b=cmeugVQARbv28N9gSA74G+7sy3w/3d5MLuKLBk3pNeJOtIeDwusk2WGtOeV9ggn60m AQyQ4o31RNlO8TaaQ1+1j3Pan+DOJIIOTKH3IZDbahRPNgFjFxPTOrjyH7s1yp9MbubA cNmNLAmnQZFYdlrofHqHAcUO8mIkREutfrM3WbZJWXPmSrf7QOVoY6wmiBSIyofZZFy+ KlwB7VKIlb83eAZ3xKqZxRUgnjn41+C8ubbq70Cuwlccbs3cuBL3wmxUjy17N0210HaS WjE1tDQB3yrbb5wUHNbqjQ7RACWxl2jy5XkfYlDNvontU8JuiEG8KNGOUTFK+dpyWLYM /4UQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=nZMOVj7GbVXZJay7mP9/qfBnekqIsTqZXLgo5aqBELo=; fh=csheT1Ob/4Gh0mv8feIsZO/cjOI7db+0S4+KrQQ4jx8=; b=Lgn4NQSv/UPG/oOClcC9Ahie5BAxWp1muUUIL8hxSrQCE53BuX9LItxflbjjodhzks augBijRdrA4zR1OXN6/J3gprLTx4H0ZUPX7A8VnfUGskwpBqX/MWmw/827oxhlivJYHM O3xK9EJSB7hf+Icbin826eh0YUvIdU8bcQUTLhx8zKLv3fkk4hP6JpDYqSR2PN/018yz ijX65/W4CpNQ3ji5xnTmR53DZr7hNQz1vk6Mx8NLangURXq6sQ46o58l2UrZ1X73+164 DZAOTmqdyRYMmWztwJNRkvUNSSyeDELhKNZJz5au7JOupypdJjZ+I1U2+9lRcxBMOuNw TtPg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=DyESerzb; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id ada2fe7eead31-4af5936c253si5705085137.512.2024.12.03.12.09.25 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Tue, 03 Dec 2024 12:09:25 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=DyESerzb; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tIZCN-0006Vg-PD; Tue, 03 Dec 2024 15:08:44 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tIZCL-0006Sy-7Z for qemu-devel@nongnu.org; Tue, 03 Dec 2024 15:08:41 -0500 Received: from mail-wm1-x32f.google.com ([2a00:1450:4864:20::32f]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tIZCJ-0003GL-O2 for qemu-devel@nongnu.org; Tue, 03 Dec 2024 15:08:40 -0500 Received: by mail-wm1-x32f.google.com with SMTP id 5b1f17b1804b1-434a766b475so55214615e9.1 for ; Tue, 03 Dec 2024 12:08:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1733256518; x=1733861318; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=nZMOVj7GbVXZJay7mP9/qfBnekqIsTqZXLgo5aqBELo=; b=DyESerzb7x8mVGiHfYxsQAOMBm+A2MSlzA/6ngKEewJoMi0Xu8ch5Hl+XztJYzeOKd miDiZHsYd7E/kq7voaZSFBGinibqYzW1+0uvJvhWUNC/A9FcjbkSZsp+RdrvdFeiBqkI ctPc1cakX0xPPo7bTKyJM1vFa7w9kk7+CnLBg0Kv+jzf/OgDcPLH81CEhGSvGsL9bl+P fFkiWQVN/K/MYK3LZPRUOZG/1a56YnFcP0O9vKBJnMREHISJ8W7JwhnQ3n/SIHLH946i BDLD7x+xpO39CIbsPnOo4HIYTXYbKFiVWKKb6GoSLo6fOH3zBRHz6qBaZXH6ejCutK5e wOcQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733256518; x=1733861318; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=nZMOVj7GbVXZJay7mP9/qfBnekqIsTqZXLgo5aqBELo=; b=XRYCf+ZbeorVI9DqFB3bMmvyIHcpzBjrwiqasA1pKMiZAbpN1sLbZQk+1+UMDe7c43 TeFU0RwCBunR6MgfYeGG11hIVbI5imvK+sadjEM6RWahdTJ2x7rvZICPLaPJccOJJEZx Fy19fqLj/423aQxQO9X/ypECqBZbQEBoQ6pL+g7CpWHNLoeL6d9wiK0UZGCb/WoZ72SH 8obbq2FKnjskJmZWYoMd246wxh1Gs0IhCvzRgZnMB2Tb67sQPDcUIzjCuBG4S4tvUv+l 27N4FQdWqjnJ6JnZMLH7obQnXZof/cOsV+00jzNAvDhIWOJaktWVxgWwewJaNZxncAWi dr+w== X-Gm-Message-State: AOJu0YzXKPEM4q7Hc+wTfpIRxUIHFMum+tbxuNvVzItsPF2p1GnG6pU4 0hyT8GzKzy5FQV83P4munLwUnLGrJiNgmsbXhBEQcwiNS/UKJntqViDdDxsBR81zVYSdwlZ8gJ+ u X-Gm-Gg: ASbGncs4PrF9W4qWybIBp9+0oc5UYvDnYQbMx+L6+VpNxdqRlhr19Lepq2ujPJQG/za GciqfcQn70zUWT9nN2dYp+U1SomkZXa4PSMOLOCqydErXQjZWk8FLBZOi2bJ4AYqltLPcsWwXou S6eQsKaTwu16qux8MBqPVDrxeJKYsb6NFAK/Sg2ZLe1OWNAuJn8lXiixJk5nD14GnxoS9BPtpMm 4GPF7gpjSYT5RzOBKath9wmMrnPlDJiimWg6JMO9Ff+uHFDLU0UMhqwOW+tGGgUXbg5wnGxol/u Jw== X-Received: by 2002:a05:600c:4586:b0:434:a39b:5e44 with SMTP id 5b1f17b1804b1-434d09d01fbmr39423885e9.17.1733256517813; Tue, 03 Dec 2024 12:08:37 -0800 (PST) Received: from localhost.localdomain ([176.187.209.146]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-385dea1e4ebsm14112074f8f.1.2024.12.03.12.08.36 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Tue, 03 Dec 2024 12:08:37 -0800 (PST) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: Weiwei Li , Daniel Henrique Barboza , Palmer Dabbelt , Liu Zhiwei , Bin Meng , qemu-riscv@nongnu.org, Alistair Francis , =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= Subject: [PATCH 1/2] target/riscv: Include missing headers in 'vector_internals.h' Date: Tue, 3 Dec 2024 21:08:27 +0100 Message-ID: <20241203200828.47311-2-philmd@linaro.org> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241203200828.47311-1-philmd@linaro.org> References: <20241203200828.47311-1-philmd@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::32f; envelope-from=philmd@linaro.org; helo=mail-wm1-x32f.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Rather than relying on implicit includes, explicit them, in order to avoid when refactoring unrelated headers: target/riscv/vector_internals.h:36:12: error: call to undeclared function 'FIELD_EX32'; ISO C99 and later do not support implicit function declarations [-Wimplicit-function-declaration] 36 | return FIELD_EX32(simd_data(desc), VDATA, NF); | ^ Signed-off-by: Philippe Mathieu-Daudé Reviewed-by: Daniel Henrique Barboza Reviewed-by: Alistair Francis --- target/riscv/vector_internals.h | 1 + 1 file changed, 1 insertion(+) diff --git a/target/riscv/vector_internals.h b/target/riscv/vector_internals.h index 9e1e15b5750..a11cc8366dc 100644 --- a/target/riscv/vector_internals.h +++ b/target/riscv/vector_internals.h @@ -20,6 +20,7 @@ #define TARGET_RISCV_VECTOR_INTERNALS_H #include "qemu/bitops.h" +#include "hw/registerfields.h" #include "cpu.h" #include "tcg/tcg-gvec-desc.h" #include "internals.h"