From patchwork Sun Dec 15 19:05:10 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 850987 Delivered-To: patch@linaro.org Received: by 2002:a05:6000:2c4:b0:385:e875:8a9e with SMTP id o4csp2521417wry; Sun, 15 Dec 2024 11:10:34 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCWWkQPgfs4XDl4CoqiFU83GF3Cg35TOEPiASwkZIiaagGZjMxOlg9FT1tzGMBhT5HsGpbIb7w==@linaro.org X-Google-Smtp-Source: AGHT+IF5/Jm8MeLwhb7yBBknE0RZtkiN6GYyzOv1yZ+LWrv+1Pbb2SxF34CxEXp9MUmzlWArI091 X-Received: by 2002:a05:6122:220e:b0:518:78c7:9b50 with SMTP id 71dfb90a1353d-518cc341befmr8169169e0c.5.1734289833832; Sun, 15 Dec 2024 11:10:33 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734289833; cv=none; d=google.com; s=arc-20240605; b=g1+Qm5ytw/bFbTdTdJPIkf0U0fb8j9xWg6BeM+N4D1jLiT0UPFMy1/k5tjgWcVRIWy 532VrBLnryIg4XBS+X5B8PscmHTzyZgO2RptiEu6WhE0V8/uAYf9iti9Oiq3RYlkn4DO nQWpO3zvH8z5A7SKqni0CZF37ggpOCDxbOP5cvzxNurSsMkr/lCgX1/pX8UScB4w+SXs XjkieUDUVDks5aCrTNDNFL4cCxxV1inl4x+5GSbiX2fFb9QwOPDhTdCyfhV7OEthfc/C 7GMs0sENbI9si03f/9qF+aaQIt62V+YG8waOigOsAo37sHkgD7oAAqLZ9lu93cG/0WqK vsIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=P+gk5HJw1iEsGhk9+lmLncqMRFX0RNw29XKNkIMEgog=; fh=vkIKEHcwKJya0eJ7ZEuSZlQ+z9UQVjOKAU0iaZuC/Ks=; b=NJVAEL321aCF+xcUNpdf5Z/oQx+GdYxevR8RmY58/PuLYKhi0iHDrq9nnJceUpKmbg 3Bnams2opxTyMempUYd16toecRfiY5Q8SiHiHt8UaxmsOkbuJw6XQy6FVLSLCLmboeTo uDKxBclIYJ0x+Y6x7M+0j1v5ClqWwmNtaK3vJzkbxTAdHIGwlaAdLe127eHLKlczKFlj 2cKQazZJj7EgXD2KNyE3ESKCXEj18ZWJGP/GHWATZwssLTsqmhM3fTPmTWmgvJOlNZLX japZFzKuf8ceJBChZnGLQNXmbL5H+Q5aegor15DmmaTEoe0ZmvCO6jtqTXvGdxV8PxvF 6H6g==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=kye0pV7D; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id 71dfb90a1353d-519eb7920d4si1212742e0c.202.2024.12.15.11.10.33 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Sun, 15 Dec 2024 11:10:33 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=kye0pV7D; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tMu00-0002z1-S7; Sun, 15 Dec 2024 14:09:53 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tMtzq-00022b-KJ for qemu-devel@nongnu.org; Sun, 15 Dec 2024 14:09:42 -0500 Received: from mail-ot1-x334.google.com ([2607:f8b0:4864:20::334]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tMtzn-0001UV-6D for qemu-devel@nongnu.org; Sun, 15 Dec 2024 14:09:41 -0500 Received: by mail-ot1-x334.google.com with SMTP id 46e09a7af769-71e16519031so1794588a34.1 for ; Sun, 15 Dec 2024 11:09:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1734289777; x=1734894577; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=P+gk5HJw1iEsGhk9+lmLncqMRFX0RNw29XKNkIMEgog=; b=kye0pV7Da3fWf3vzFLzz1UhBX8tySQPbY+ZbYCPME0/K8rGoCfv8ZbjkfQ3m/ZP400 scKzcjB8DFVZDT0MLwNyEt8bDsy0i8B25TGuiLKBj75O+DMhBW+VryVDZ+wExk62NUGP XgaukX/YXHBnHTlwoOvun0DD0nNxgymGykHONsyLIGrYeBZfyX3xyD1TiexnUPdYQLcg AXQEF/yniUHnegFnEQd2qmgn+Lo+4jCefD8mPa+ZwRR7IZRpwG0shUdRsIe1F5Fr1XQb IwdLAf6BZe8jvzeDr+Cj1jwqn+Lvgpo1gW5KzvPo5L4PLsSAh3XvmFit3zKyDieCE2/b UXBA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734289777; x=1734894577; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=P+gk5HJw1iEsGhk9+lmLncqMRFX0RNw29XKNkIMEgog=; b=YE5wY7dRSktsTsQF15EFWVvQL0gZag5Mfz1mKtEfV3pFQkbWngVYTudRvFyN98/Nsp cw7UQi2DfPiKdK99JhVi/GBSQ110HsUoy+gKpoS/1n6Uj8MCCg4v9EJ99LtJ/zgMJIVq C2kwxY29p+3uXVnja/gwyYtfj316I6zMBq4lziRc5/4EhJVOSy7zL70kCL0dmo5SH1Qz KkqCbp2U/lZCGLzL7XbK/+yHlT1vRwbk9kPKSO1UqLB1ChuI7SnusI59YHWXjOF/I4qM jJrl5dRIUhZyVzhEDctEKJruo5hE9mP4GAhDkxRz8UEujGQb5gSQtMqrxVuuZJ5AZZ9l 0OiA== X-Gm-Message-State: AOJu0YzzOQnyeq9UCxEahDKGAWU8GjcEzGqVY1+26zHoKVdqLY0RYPsF 9xLGkqIb18GMhJB0sUQxeCr//Sz49R2T2bY6xxZDeEcIwy+6XszkZVkIpuwAv3+PNe7xH5fvSvr F9FnQ7Xq8 X-Gm-Gg: ASbGncv6GEWPTHeFb6uu9Nt4nIgzMR83Xw5VApElYPCyHH1avBnZVP1hUgdVQV4WMOy IUAPf2YP24CzkAThCm77h97+pC3rKpRmq74S5a778y83TYwRn9SOYL/1/e6HDdOgJxpPNqFTcwN zApY8CitLwvHzo8fS8QhcseawGtMJ9yNcjAADxWfTdax8Q3n4BGwckIGWKonxSotS+7j4BZvVZd 6QEnSmJX9afjo2mye8sbz4uXgX5K4HY0G2nD2xXgNWGT1gv9ntoPdWTWjeEuJ+jvPGZZTWYa60p y22wpartEluYdmZBuM92d5Ul6YqZo2UgjvOlaS14CZk= X-Received: by 2002:a05:6830:c09:b0:71d:e5e2:c648 with SMTP id 46e09a7af769-71e36bcf82bmr6055095a34.1.1734289777612; Sun, 15 Dec 2024 11:09:37 -0800 (PST) Received: from localhost.localdomain (fixed-187-189-51-143.totalplay.net. [187.189.51.143]) by smtp.gmail.com with ESMTPSA id 46e09a7af769-71e4836f8c2sm1015316a34.34.2024.12.15.11.09.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 15 Dec 2024 11:09:37 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Cc: stefanha@redhat.com, =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= Subject: [PULL 44/67] hw/pci-bridge: Constify all Property Date: Sun, 15 Dec 2024 13:05:10 -0600 Message-ID: <20241215190533.3222854-45-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241215190533.3222854-1-richard.henderson@linaro.org> References: <20241215190533.3222854-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::334; envelope-from=richard.henderson@linaro.org; helo=mail-ot1-x334.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Reviewed-by: Philippe Mathieu-Daudé Signed-off-by: Richard Henderson --- hw/pci-bridge/cxl_downstream.c | 2 +- hw/pci-bridge/cxl_root_port.c | 2 +- hw/pci-bridge/cxl_upstream.c | 2 +- hw/pci-bridge/gen_pcie_root_port.c | 2 +- hw/pci-bridge/pci_bridge_dev.c | 2 +- hw/pci-bridge/pci_expander_bridge.c | 4 ++-- hw/pci-bridge/pcie_pci_bridge.c | 2 +- hw/pci-bridge/pcie_root_port.c | 2 +- hw/pci-bridge/xio3130_downstream.c | 2 +- 9 files changed, 10 insertions(+), 10 deletions(-) diff --git a/hw/pci-bridge/cxl_downstream.c b/hw/pci-bridge/cxl_downstream.c index c347ac06f3..cfe50e60e9 100644 --- a/hw/pci-bridge/cxl_downstream.c +++ b/hw/pci-bridge/cxl_downstream.c @@ -212,7 +212,7 @@ static void cxl_dsp_exitfn(PCIDevice *d) pci_bridge_exitfn(d); } -static Property cxl_dsp_props[] = { +static const Property cxl_dsp_props[] = { DEFINE_PROP_PCIE_LINK_SPEED("x-speed", PCIESlot, speed, PCIE_LINK_SPEED_64), DEFINE_PROP_PCIE_LINK_WIDTH("x-width", PCIESlot, diff --git a/hw/pci-bridge/cxl_root_port.c b/hw/pci-bridge/cxl_root_port.c index 5e2156d7ba..5824ba3c75 100644 --- a/hw/pci-bridge/cxl_root_port.c +++ b/hw/pci-bridge/cxl_root_port.c @@ -199,7 +199,7 @@ static void cxl_rp_reset_hold(Object *obj, ResetType type) latch_registers(crp); } -static Property gen_rp_props[] = { +static const Property gen_rp_props[] = { DEFINE_PROP_UINT32("bus-reserve", CXLRootPort, res_reserve.bus, -1), DEFINE_PROP_SIZE("io-reserve", CXLRootPort, res_reserve.io, -1), DEFINE_PROP_SIZE("mem-reserve", CXLRootPort, res_reserve.mem_non_pref, -1), diff --git a/hw/pci-bridge/cxl_upstream.c b/hw/pci-bridge/cxl_upstream.c index 55f8b0053f..ef94aa3654 100644 --- a/hw/pci-bridge/cxl_upstream.c +++ b/hw/pci-bridge/cxl_upstream.c @@ -362,7 +362,7 @@ static void cxl_usp_exitfn(PCIDevice *d) pci_bridge_exitfn(d); } -static Property cxl_upstream_props[] = { +static const Property cxl_upstream_props[] = { DEFINE_PROP_UINT64("sn", CXLUpstreamPort, sn, UI64_NULL), DEFINE_PROP_STRING("cdat", CXLUpstreamPort, cxl_cstate.cdat.filename), DEFINE_PROP_PCIE_LINK_SPEED("x-speed", CXLUpstreamPort, diff --git a/hw/pci-bridge/gen_pcie_root_port.c b/hw/pci-bridge/gen_pcie_root_port.c index 784507c826..c319ca8263 100644 --- a/hw/pci-bridge/gen_pcie_root_port.c +++ b/hw/pci-bridge/gen_pcie_root_port.c @@ -128,7 +128,7 @@ static const VMStateDescription vmstate_rp_dev = { } }; -static Property gen_rp_props[] = { +static const Property gen_rp_props[] = { DEFINE_PROP_BOOL("x-migrate-msix", GenPCIERootPort, migrate_msix, true), DEFINE_PROP_UINT32("bus-reserve", GenPCIERootPort, diff --git a/hw/pci-bridge/pci_bridge_dev.c b/hw/pci-bridge/pci_bridge_dev.c index 8e7f926621..35a37e056a 100644 --- a/hw/pci-bridge/pci_bridge_dev.c +++ b/hw/pci-bridge/pci_bridge_dev.c @@ -168,7 +168,7 @@ static void qdev_pci_bridge_dev_reset(DeviceState *qdev) } } -static Property pci_bridge_dev_properties[] = { +static const Property pci_bridge_dev_properties[] = { /* Note: 0 is not a legal chassis number. */ DEFINE_PROP_UINT8(PCI_BRIDGE_DEV_PROP_CHASSIS_NR, PCIBridgeDev, chassis_nr, 0), diff --git a/hw/pci-bridge/pci_expander_bridge.c b/hw/pci-bridge/pci_expander_bridge.c index 07d411cff5..01997c1ab3 100644 --- a/hw/pci-bridge/pci_expander_bridge.c +++ b/hw/pci-bridge/pci_expander_bridge.c @@ -420,7 +420,7 @@ static void pxb_dev_exitfn(PCIDevice *pci_dev) pxb_dev_list = g_list_remove(pxb_dev_list, pxb); } -static Property pxb_dev_properties[] = { +static const Property pxb_dev_properties[] = { /* Note: 0 is not a legal PXB bus number. */ DEFINE_PROP_UINT8("bus_nr", PXBDev, bus_nr, 0), DEFINE_PROP_UINT16("numa_node", PXBDev, numa_node, NUMA_NODE_UNASSIGNED), @@ -507,7 +507,7 @@ static void pxb_cxl_dev_realize(PCIDevice *dev, Error **errp) pxb_cxl_dev_reset(DEVICE(dev)); } -static Property pxb_cxl_dev_properties[] = { +static const Property pxb_cxl_dev_properties[] = { DEFINE_PROP_BOOL("hdm_for_passthrough", PXBCXLDev, hdm_for_passthrough, false), DEFINE_PROP_END_OF_LIST(), }; diff --git a/hw/pci-bridge/pcie_pci_bridge.c b/hw/pci-bridge/pcie_pci_bridge.c index 6e8d7d9478..8834ff3dbf 100644 --- a/hw/pci-bridge/pcie_pci_bridge.c +++ b/hw/pci-bridge/pcie_pci_bridge.c @@ -124,7 +124,7 @@ static void pcie_pci_bridge_write_config(PCIDevice *d, shpc_cap_write_config(d, address, val, len); } -static Property pcie_pci_bridge_dev_properties[] = { +static const Property pcie_pci_bridge_dev_properties[] = { DEFINE_PROP_ON_OFF_AUTO("msi", PCIEPCIBridge, msi, ON_OFF_AUTO_AUTO), DEFINE_PROP_END_OF_LIST(), }; diff --git a/hw/pci-bridge/pcie_root_port.c b/hw/pci-bridge/pcie_root_port.c index 09a34786bc..a7f87a1bc4 100644 --- a/hw/pci-bridge/pcie_root_port.c +++ b/hw/pci-bridge/pcie_root_port.c @@ -148,7 +148,7 @@ static void rp_exit(PCIDevice *d) pci_bridge_exitfn(d); } -static Property rp_props[] = { +static const Property rp_props[] = { DEFINE_PROP_BIT(COMPAT_PROP_PCP, PCIDevice, cap_present, QEMU_PCIE_SLTCAP_PCP_BITNR, true), DEFINE_PROP_BOOL("disable-acs", PCIESlot, disable_acs, false), diff --git a/hw/pci-bridge/xio3130_downstream.c b/hw/pci-bridge/xio3130_downstream.c index 473e2dd950..92e5fb72ec 100644 --- a/hw/pci-bridge/xio3130_downstream.c +++ b/hw/pci-bridge/xio3130_downstream.c @@ -134,7 +134,7 @@ static void xio3130_downstream_exitfn(PCIDevice *d) pci_bridge_exitfn(d); } -static Property xio3130_downstream_props[] = { +static const Property xio3130_downstream_props[] = { DEFINE_PROP_BIT(COMPAT_PROP_PCP, PCIDevice, cap_present, QEMU_PCIE_SLTCAP_PCP_BITNR, true), DEFINE_PROP_END_OF_LIST()