From patchwork Sun Dec 15 19:05:15 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 851018 Delivered-To: patch@linaro.org Received: by 2002:a05:6000:2c4:b0:385:e875:8a9e with SMTP id o4csp2523711wry; Sun, 15 Dec 2024 11:17:14 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCVAOOmLX5qLZImjtnQaw9xjjAi7BqIsrF2cpoolxPpjAlQJX4z+fuvFK46nRm2Quzoy2tL6eA==@linaro.org X-Google-Smtp-Source: AGHT+IH08Veo+Yk0NC9kyym7vlkeKeL+6UeBAqgCudawCiqBeEe1Hr5vAT5aLBNHuFJc1GKqSi7n X-Received: by 2002:a05:6214:d61:b0:6d4:1662:348c with SMTP id 6a1803df08f44-6dc8ca71ec8mr161680506d6.17.1734290234701; Sun, 15 Dec 2024 11:17:14 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734290234; cv=none; d=google.com; s=arc-20240605; b=eG1I59oc1vFJUB9zFzXZlMzCR6sqw6RjRD7OnjfcWSNmRCjf5K7FRTjvOcVsBHPrQ6 yy3hUFCkBNaIaGXP79fv5ZBAmWl31fDT64friKZp/5GiiCZBeOxmvvuq2hwfYbvmfPCp KIvJJ6oIxpuBh9j7UspTj4Nqp1NXqXlCYrHgcziv/f68iuT66HS1L8c/WO1d8Wxi0LCv pyDxAaQ5KK3Hy8bYECBwNbYVcqVKrvEyzFFdMl1rEF2kfG9GCwKBhHyfChJrk8ug8iP7 kaNBQUHIsofb1BAAxwWW1Qs1eBeaIGlO1EE/MOcKQY/GaQBJs2l4S8rjaci2VGRCqvxA g5sg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=9LgtSkX9l1LaUxdbqZiUu1SCXP9yPXTGRSCaa4j0zPE=; fh=ta3TqAQ1XOPSUowfSqW87lwpfOLcbVT/IR5CptTP/fo=; b=i7ElalxYbKZKBpKO8TdbAniNPBbhrf9tAQaMECqfm1hwGkr02qWO3kFQPm4QljgqT7 ZVQ9wRk0pFhLlVaLh5fsTATiX5Q0+5szIy+jaKvDmEBPz9aTjbuF+mGOl+1EJ01M7IJ3 yAUbw4/1uowE7IHyMk9cmkuHvN6NixPrTA6OrvFscgsAFtj7tHFTsGoqY95Mx1haj9RU YTLqO7nuRy7so7oyw8FsBXrn5b/G1XKKQzgZt2YY/PPAnKSG0CEVgmG6XVjE7HW2G28A fNPnmE6idcr581MkJSad4970F6jD5b1OCXVlpr1U4zSJgKRMMCostXgXAFv+PbBJmA4l QU6Q==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=W5W5UF1M; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id 6a1803df08f44-6dccd1c7e06si51240836d6.159.2024.12.15.11.17.14 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Sun, 15 Dec 2024 11:17:14 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=W5W5UF1M; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tMu0d-0005GJ-5W; Sun, 15 Dec 2024 14:10:31 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tMtzu-0002KF-84 for qemu-devel@nongnu.org; Sun, 15 Dec 2024 14:09:46 -0500 Received: from mail-ot1-x330.google.com ([2607:f8b0:4864:20::330]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tMtzs-0001Vm-Et for qemu-devel@nongnu.org; Sun, 15 Dec 2024 14:09:45 -0500 Received: by mail-ot1-x330.google.com with SMTP id 46e09a7af769-71e15d9629bso679077a34.1 for ; Sun, 15 Dec 2024 11:09:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1734289783; x=1734894583; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=9LgtSkX9l1LaUxdbqZiUu1SCXP9yPXTGRSCaa4j0zPE=; b=W5W5UF1MuCs+DcQdnxxDW5R4m8ZqJ/duYNqah1WwgzbYwQCnzur1qqwx0c2xcbUL6T SiA0bbIvthOo7iAaHcyd8SehP11QJzvahe/2x9Z94Hd/EH06Vve281ZgwKJL9Le9d2pD fxgnBRFmeJ9RJ8Up6VmJm6cx4id86a1HZoOuBWOkwBbHoR0Y6tsk22TfFQtZqy2HlBBr GIC7TNFpD+qlMpo36BKoOT/WaRBp8ATsu0/Mm0O6tMS/0XVTahscfPvDYCUr1IUao8J6 3e1UjtM17t/oZouiiTGJOaYxs+i8lBa4PCuhy2iwXeg20YMqjnjG+MQ06IObIaQxQzql gmFQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734289783; x=1734894583; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=9LgtSkX9l1LaUxdbqZiUu1SCXP9yPXTGRSCaa4j0zPE=; b=Qs6yV4cQ41jI9cPvsdwLE+nJUufu3oeg//35MCT8CLVCu3fA+TbluSusHujGSehamv udWK4C6TaV2XZLCIl6mTZZ79d4xn9RcVDHt4mCwhdCwCIy9cQoR3rTAUZnEwalez/RaN 8+P6TdVAtxHdq3Fhc5kvR5VNsa1xCiGMSm2Zpx07Zwaw4zAA04SXJkryVF2vk2H2BCUn vdM4dtiIRPnGX/rT1j6wnSKv7s4ZXZE9kNBSKjab9AmE2fnLStDN40P417yCfJT4TL0T 0MwcvAkJIdUOHSqoz0t1f/myuLibcO/sdBqXSLnNj7LkHvE3Xasp9sFDlLIv+UMt7bA3 KXVw== X-Gm-Message-State: AOJu0YzvY5P9hym3+cge3te5axrRwCsl+yfon+Y2zGDQRGKngeKZt4Jq jIle7VwUcKBMnuwJgbY3OFL7DY9VfwlmwYlvx0aXrBxsx6qCqgg58akcwtf2HQMqlMbOYXl6Iph AJZBcLRdq X-Gm-Gg: ASbGnct4LYtZuyzPSojmF97uGQcFtAvoJGYBcOGvLql//AhBJA1R+jPFfgye6Rrl9W+ t7cwUNT9hXtUa1ESVwLLvSDMuhqZ8psTL+/CJLv3ylEN3Yc5OM4T9QW0ReZljoFsaKDODKw0pj8 yWEfZDMuVJGb0158qoxwf8XPoJ9MXhiu+9U3wFxYX/VLxgRsmJ0lBkbyc2SJS1gEFQIghEk+vOu yyFS/U2aJ1mPmNQfDMXeTjCBKM+18QXC9jwaHm/WMNWS+yknnJIbisHl3rbES/BOC0qgA8dE6i7 bO6EcRvYhRutdadD2uDhCeJzaFCzwK6EkOR7NUzrxOs= X-Received: by 2002:a05:6830:3496:b0:71d:f3be:438f with SMTP id 46e09a7af769-71e3b852d73mr5947265a34.7.1734289783369; Sun, 15 Dec 2024 11:09:43 -0800 (PST) Received: from localhost.localdomain (fixed-187-189-51-143.totalplay.net. [187.189.51.143]) by smtp.gmail.com with ESMTPSA id 46e09a7af769-71e4836f8c2sm1015316a34.34.2024.12.15.11.09.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 15 Dec 2024 11:09:43 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Cc: stefanha@redhat.com, Daniel Henrique Barboza , =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= Subject: [PULL 49/67] hw/riscv: Constify all Property Date: Sun, 15 Dec 2024 13:05:15 -0600 Message-ID: <20241215190533.3222854-50-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241215190533.3222854-1-richard.henderson@linaro.org> References: <20241215190533.3222854-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::330; envelope-from=richard.henderson@linaro.org; helo=mail-ot1-x330.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Reviewed-by: Daniel Henrique Barboza Reviewed-by: Philippe Mathieu-Daudé Signed-off-by: Richard Henderson --- hw/riscv/opentitan.c | 2 +- hw/riscv/riscv-iommu-pci.c | 2 +- hw/riscv/riscv-iommu.c | 2 +- hw/riscv/riscv_hart.c | 2 +- hw/riscv/sifive_u.c | 2 +- 5 files changed, 5 insertions(+), 5 deletions(-) diff --git a/hw/riscv/opentitan.c b/hw/riscv/opentitan.c index e2830e9dc2..8ce85ea9f7 100644 --- a/hw/riscv/opentitan.c +++ b/hw/riscv/opentitan.c @@ -306,7 +306,7 @@ static void lowrisc_ibex_soc_realize(DeviceState *dev_soc, Error **errp) memmap[IBEX_DEV_IBEX_CFG].base, memmap[IBEX_DEV_IBEX_CFG].size); } -static Property lowrisc_ibex_soc_props[] = { +static const Property lowrisc_ibex_soc_props[] = { DEFINE_PROP_UINT32("resetvec", LowRISCIbexSoCState, resetvec, 0x20000400), DEFINE_PROP_END_OF_LIST() }; diff --git a/hw/riscv/riscv-iommu-pci.c b/hw/riscv/riscv-iommu-pci.c index a42242532d..a695314bbe 100644 --- a/hw/riscv/riscv-iommu-pci.c +++ b/hw/riscv/riscv-iommu-pci.c @@ -157,7 +157,7 @@ static void riscv_iommu_pci_init(Object *obj) iommu->icvec_avail_vectors = RISCV_IOMMU_PCI_ICVEC_VECTORS; } -static Property riscv_iommu_pci_properties[] = { +static const Property riscv_iommu_pci_properties[] = { DEFINE_PROP_UINT16("vendor-id", RISCVIOMMUStatePci, vendor_id, PCI_VENDOR_ID_REDHAT), DEFINE_PROP_UINT16("device-id", RISCVIOMMUStatePci, device_id, diff --git a/hw/riscv/riscv-iommu.c b/hw/riscv/riscv-iommu.c index bbc95425b3..07fed36986 100644 --- a/hw/riscv/riscv-iommu.c +++ b/hw/riscv/riscv-iommu.c @@ -2235,7 +2235,7 @@ static void riscv_iommu_unrealize(DeviceState *dev) g_hash_table_unref(s->ctx_cache); } -static Property riscv_iommu_properties[] = { +static const Property riscv_iommu_properties[] = { DEFINE_PROP_UINT32("version", RISCVIOMMUState, version, RISCV_IOMMU_SPEC_DOT_VER), DEFINE_PROP_UINT32("bus", RISCVIOMMUState, bus, 0x0), diff --git a/hw/riscv/riscv_hart.c b/hw/riscv/riscv_hart.c index 613ea2aaa0..0df454772f 100644 --- a/hw/riscv/riscv_hart.c +++ b/hw/riscv/riscv_hart.c @@ -27,7 +27,7 @@ #include "hw/qdev-properties.h" #include "hw/riscv/riscv_hart.h" -static Property riscv_harts_props[] = { +static const Property riscv_harts_props[] = { DEFINE_PROP_UINT32("num-harts", RISCVHartArrayState, num_harts, 1), DEFINE_PROP_UINT32("hartid-base", RISCVHartArrayState, hartid_base, 0), DEFINE_PROP_STRING("cpu-type", RISCVHartArrayState, cpu_type), diff --git a/hw/riscv/sifive_u.c b/hw/riscv/sifive_u.c index c5e74126b1..124ffd4842 100644 --- a/hw/riscv/sifive_u.c +++ b/hw/riscv/sifive_u.c @@ -936,7 +936,7 @@ static void sifive_u_soc_realize(DeviceState *dev, Error **errp) qdev_get_gpio_in(DEVICE(s->plic), SIFIVE_U_QSPI2_IRQ)); } -static Property sifive_u_soc_props[] = { +static const Property sifive_u_soc_props[] = { DEFINE_PROP_UINT32("serial", SiFiveUSoCState, serial, OTP_SERIAL), DEFINE_PROP_STRING("cpu-type", SiFiveUSoCState, cpu_type), DEFINE_PROP_END_OF_LIST()