From patchwork Fri Dec 20 01:54:36 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Alistair Francis X-Patchwork-Id: 852341 Delivered-To: patch@linaro.org Received: by 2002:a5d:4888:0:b0:385:e875:8a9e with SMTP id g8csp1814281wrq; Thu, 19 Dec 2024 17:59:44 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCWjdK3rjIEbhudIQevgRcIyP0bMRvpTMhGxHNPOHPutID6oRzGVZ4EUmJKF5zajVExZQ9z+5A==@linaro.org X-Google-Smtp-Source: AGHT+IEDaak3T8OUtZkK1s6u0Oqc1WeQZ+DFmq8CapxPbXrmpo03BwwSUGDRkP8Fq49HE3LmBgSR X-Received: by 2002:a05:6214:20a1:b0:6d4:1bad:7415 with SMTP id 6a1803df08f44-6dd2331fa78mr21089966d6.2.1734659984698; Thu, 19 Dec 2024 17:59:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734659984; cv=none; d=google.com; s=arc-20240605; b=XACm1vsS42RvnAFa8jPgyt/VzY6Pp25e9RfyM0TUekiuugX9kj9Db28gs4qg32Tzdt XsgVxMDusN6y7vhg+2YzTWiTlZeMecuY7haAQIKWpBHzTno7D+hrC7B2GqM3Jn88lGBb pq4flw+4VtQOQLOu3eEVoLfFH308Omme7B7Q+iPFcjham/rUeDh8e1iiPH0JmAIzqWBo PtYbKKHJyfT7Mw8vjipBzMTuEEmxIamP8CGwDJ2YNlkZktIBprjP195EI4yIUJ7tuHeA cRBmXxotViZF+L1ot5BiKE3OmvkNih3kBYenU1BO2OE4+0hgpqhZZUNgHl5m6GV4Xs5b FFMQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=jxMLDcONSvYYPpx6U61hKxGfs4I1jXSi4kLYiSJ5F/M=; fh=hOsOEs8aEq9LJJTsYsIoWx0jWixGs6ALmHBYDbZCZmk=; b=FEPRRhYcLuODfJMJuG0Dc/0qqXi7yIadOl4YIcO3WwgWXfs68l5Rr/ChYqSYBRgxSA z7k2/JLSLsE67jp2jeKgZSqyTNZu2k3kFVidkGrt6E6IUBzlIrSBYUNuH5X/V+MrvrVg FdlXJHgfGAiqik8YefG7S7e56x1hOWZJw5S4zBxR+n4xgXcM7V9c6IlX4c+4LUzyL+ze ESD6Qi5lFdQPGahWxhVzAcnRaDOtfcNl4o3zbTqgLz7GmtRRsmG1cKvz3iYSA2Cbyj9t W4BFLqFpy6tnhlQ1qY8MY090kLZDk0BJCDlD8n5bQnBRm6rVsqyysVk/5rSizTjT6m1t Ru1A==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20230601 header.b=T8JLuBjb; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id 6a1803df08f44-6dd1836fc2asi27583526d6.514.2024.12.19.17.59.44 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Thu, 19 Dec 2024 17:59:44 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20230601 header.b=T8JLuBjb; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tOSGK-0002U9-W6; Thu, 19 Dec 2024 20:57:12 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tOSG2-0001bR-W1 for qemu-devel@nongnu.org; Thu, 19 Dec 2024 20:56:51 -0500 Received: from mail-pf1-x42d.google.com ([2607:f8b0:4864:20::42d]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tOSFw-0004fj-TD for qemu-devel@nongnu.org; Thu, 19 Dec 2024 20:56:50 -0500 Received: by mail-pf1-x42d.google.com with SMTP id d2e1a72fcca58-7292a83264eso1286392b3a.0 for ; Thu, 19 Dec 2024 17:56:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1734659803; x=1735264603; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=jxMLDcONSvYYPpx6U61hKxGfs4I1jXSi4kLYiSJ5F/M=; b=T8JLuBjbOEx046Ywy1jWOxYGt1/wiexzVdZsgAPfAhB0Pv6dmKTI96en+pd8H/Qbty dQgeCaFtoKmKa4xR0KI03eK0DnT7KSvVM7SfFisZqxamMGig7oDIMeJ/6Lrtar8eaFX9 PMel3u4bRPlikf1kcJCtAVhzrjOADR4gRY3sMwxwVGqgQqK3aSpLBiEhSSfpBSSnuP6y QeEIHW/k+9nlQTgSph4/j0bdJn2m+RNXT3fLnFuwUdsGxnM8EELqv0UMMbDD8A6vo1dd zNluOoULBYI8Jrv0GI7Snt56JuY7h2kDdFU/MPe3vRleUKsYUu7mfmJfEcI7gDYOo6KL acKA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734659803; x=1735264603; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=jxMLDcONSvYYPpx6U61hKxGfs4I1jXSi4kLYiSJ5F/M=; b=cbFoUQ3F5YACcKjsaf2wqr9U4bdDPYww5W7monbrbJGPb78VVqCoEuxuxTp0NzIV4Y VglTvZedEb4A2ac63jcSqFXL7hAZ2C18RM5e6LvmcmIOde5VowkBIzcUqqLmAzIGcFYD x/047E0AuYW2dW8+ewnSQdjIv1/vWlHcNLpYvHEt7Bovpdg8YZeR4g+sv+JfFwUP119A RGMoJ6grDmPFhfJxHYzd5UH3GLKRIpD+tD0UD68DEg7BhtclocLBqFbcpytPiw3OL2RA miJYDY0PDXUGWna3aKsQeA/yri9QOZQZObs4mfHEHOGa/MGWUHxohASScAyGaHV6vcfz 1hew== X-Gm-Message-State: AOJu0Yx8AbWAbTviTZXwEkQnUr59xs4jSMssgUnpC3xxR9gbGetRPmmB zROtWAETNp+01o+ihSdhHlrKJAdcTx2ApjkIz2IACkjoHHDXHuQ1dwVup+oi X-Gm-Gg: ASbGnctTkwkgYs5SGbIQTl0vQgx0v5LX3gIe7sl4kcztsZCydLoa8GlRbcqWMb/bpyi oEjNQeVAUmy2cNTi2ACl5scVj7irQafe099E4oTX0/U841OTvjen1IHTIyioqQAKesJweos859u Cbe6+kV8UGTNedcfz00NldHbJ/R8dhZb1+Yt6W/JGju0M3/GBui6p1UYt+YZjWjuhgA3elrMTd1 eizBWelF4AB4QQehPm7ytlvxWX5llWKSzV3h8ybd19RUBXFtZFHXywgedmyGUG+84gCkqYW0XBo 0Eso530quZAQg1+BARbRd7lX88rr1KdSAMpSZROoobkCsSpPYnPLn03G0r4nAyI= X-Received: by 2002:a05:6a00:6f0b:b0:725:b4f7:378e with SMTP id d2e1a72fcca58-72abdbe0cb5mr1400116b3a.0.1734659803439; Thu, 19 Dec 2024 17:56:43 -0800 (PST) Received: from toolbox.alistair23.me (2403-580b-97e8-0-82ce-f179-8a79-69f4.ip6.aussiebb.net. [2403:580b:97e8:0:82ce:f179:8a79:69f4]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-72aad8164d3sm2002539b3a.15.2024.12.19.17.56.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Dec 2024 17:56:42 -0800 (PST) From: Alistair Francis X-Google-Original-From: Alistair Francis To: qemu-devel@nongnu.org Cc: alistair23@gmail.com, =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= , Alistair Francis , Daniel Henrique Barboza Subject: [PULL v2 36/39] target/riscv: Include missing headers in 'internals.h' Date: Fri, 20 Dec 2024 11:54:36 +1000 Message-ID: <20241220015441.317236-37-alistair.francis@wdc.com> X-Mailer: git-send-email 2.47.1 In-Reply-To: <20241220015441.317236-1-alistair.francis@wdc.com> References: <20241220015441.317236-1-alistair.francis@wdc.com> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::42d; envelope-from=alistair23@gmail.com; helo=mail-pf1-x42d.google.com X-Spam_score_int: -17 X-Spam_score: -1.8 X-Spam_bar: - X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org From: Philippe Mathieu-Daudé Rather than relying on implicit includes, explicit them, in order to avoid when refactoring unrelated headers: target/riscv/internals.h:49:15: error: use of undeclared identifier 'PRV_S' 49 | ret = PRV_S; | ^ target/riscv/internals.h:93:9: error: call to undeclared function 'env_archcpu'; ISO C99 and later do not support implicit function declarations [-Wimplicit-function-declaration] 93 | if (env_archcpu(env)->cfg.ext_zfinx) { | ^ target/riscv/internals.h:101:15: error: unknown type name 'float32'; did you mean 'float'? 101 | static inline float32 check_nanbox_s(CPURISCVState *env, uint64_t f) | ^~~~~~~ | float Signed-off-by: Philippe Mathieu-Daudé Reviewed-by: Alistair Francis Reviewed-by: Daniel Henrique Barboza Message-ID: <20241203200828.47311-3-philmd@linaro.org> Signed-off-by: Alistair Francis --- target/riscv/internals.h | 3 +++ 1 file changed, 3 insertions(+) diff --git a/target/riscv/internals.h b/target/riscv/internals.h index ddbdee885b..76934eaa7b 100644 --- a/target/riscv/internals.h +++ b/target/riscv/internals.h @@ -19,7 +19,10 @@ #ifndef RISCV_CPU_INTERNALS_H #define RISCV_CPU_INTERNALS_H +#include "exec/cpu-common.h" #include "hw/registerfields.h" +#include "fpu/softfloat-types.h" +#include "target/riscv/cpu_bits.h" /* * The current MMU Modes are: