From patchwork Tue Jan 7 08:00:12 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 855433 Delivered-To: patch@linaro.org Received: by 2002:adf:8b05:0:b0:385:e875:8a9e with SMTP id n5csp100260wra; Tue, 7 Jan 2025 00:08:56 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCWdaZNlUk94za7AK2aQoyIRytXjCj2rxQd8ZDqWKQZXjTXytwjLJZtnWUwYGTb76rJsMGaADA==@linaro.org X-Google-Smtp-Source: AGHT+IGwCcU8Hnu7uqmf4N0zPpELWn+QK4UOTLd6WTS4pqR4Vg5wrGig9VME1vOMQYnXlC18g5Ll X-Received: by 2002:ac8:7fc2:0:b0:467:6505:e3c with SMTP id d75a77b69052e-46a4a8ea571mr1094254941cf.24.1736237336546; Tue, 07 Jan 2025 00:08:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1736237336; cv=none; d=google.com; s=arc-20240605; b=YzklH7XaMffuT4PH6Iow8fsCUDrs9ak9Bk8hUf/Uu8t1INeW7UugidbxCkhu0bYtk+ KHVIhsBgMeAzG1llCcfytAza1bMFGUoELBg6RJUqxK6kBdwEfhPX00pyJa1oAyN48DsA dMP5c7maXm7sodTW5t/5ydElJBa+RMZXkeXKOpF7HfWu4AtjXMqBZOVotgvqNA1GktaL CDUW+FGgd5pnYCzHYxqX3Kwfa2Ecl0lvQ+X+n/wRPlLJqCezw3KfyncPENP8Gt/KGT1z tOuo0NuhUhrXpCG3oCMMfQgAFIjaIaSrO031XZ34G9oe+dUaGk0bdyS7LxCnPYHmOJsd 1BqA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=jrF/n7KBeARlzDdAnf5wLY/6SKHxmfqpW88RYm3jHsU=; fh=1AaLZNOiARaO2MErHmdWiM20H44tzxxDYMw0tHmbGN4=; b=Qtu+kAvPzMmGssCuRgoIdpkxnviaM3RO9zGQ/4CckeIaY2iCbl8UwnCbh+nGCTybQQ +dGNOT+f3RVe+Bcn+G3lHmz35m1eRPs46ZTg8SwC7ScIFoKbxxglMttnQbaR4cdqIwvM g8eKS9/eLQ/lDFGvmHJ0SoN/z6qLksuf4Ma7NgAxpzA/B/P+j020peTcCvFpXteNqf+G b6evjhzW3mEDuYYPyiISNesDE3ZdHpsOA9JZsI+wwv8d5/D8ITbXO0WFPE70EZMircvU mll2lU/Znmgh1p/XQ9xh5BYXeEcoVJz20YgbYg7czNp+2lYryTmS95Cez3iUzlDTpQau NyHQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=EZ1Wz9ng; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id af79cd13be357-7b9ac2ce31dsi4573103585a.179.2025.01.07.00.08.56 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Tue, 07 Jan 2025 00:08:56 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=EZ1Wz9ng; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tV4Xg-0000yd-9s; Tue, 07 Jan 2025 03:02:24 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tV4Wy-0000Hy-CY for qemu-devel@nongnu.org; Tue, 07 Jan 2025 03:01:41 -0500 Received: from mail-pj1-x102c.google.com ([2607:f8b0:4864:20::102c]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tV4Ww-0002wN-5N for qemu-devel@nongnu.org; Tue, 07 Jan 2025 03:01:39 -0500 Received: by mail-pj1-x102c.google.com with SMTP id 98e67ed59e1d1-2ee8aa26415so22251102a91.1 for ; Tue, 07 Jan 2025 00:01:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1736236896; x=1736841696; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=jrF/n7KBeARlzDdAnf5wLY/6SKHxmfqpW88RYm3jHsU=; b=EZ1Wz9ngozo9/9Pt4Qhr49IPLRm2rPoboWkQlcRiYKhDcp3yqEKvlutt+shi9b7b8G X7fevSh/1ZUEbaQmogOIUF3fDpMylJ6ezM/4XerTqpJ/jG17uvO0XTSCnTu2EesKtslm AjZeXyrPVgrageuDf4Y1j5626GcxenoP6WGrCAqLzCsA323qcOmOHuK9A4Nz/aQwH8YQ PdEPofDiNgMMR/FhjCYf4c8x9aR0eqr8qowhZGoBIm1meyQFH6i/I1x2plYvOt7cU3Jg svwQd0KiKzUH2l2cfj94n1xrP1HxooxZ3zgVOpSnlpLBLYVoHW2JtsOf8ZCDeUEIY6wq KxYA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736236896; x=1736841696; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=jrF/n7KBeARlzDdAnf5wLY/6SKHxmfqpW88RYm3jHsU=; b=kHLYOqcdeunKvTQ/1giI24dCgs6V4aK75+1k0i1S20/sSuJc7Ini5P3P0Htec59ttq Y+Tr1GPkZatCqUYogVI6X97zCe9zC4IfRXYm+7qmN/mY/xE5h+gG/y/meO8O//eRvBiF sC2FuoCCTe1wEqyKoztAsOT9izhl3Cfwat6In/AaKXu+XbVUGQb2JQ7Ws4O+IDC+Myfp DViHRO7d0TzPDip+mLX4uduNd48SCRglMBbA5+Rsvmr/IsXLZ/ElSQzh+sDgUvKCnxnZ pIrOkGujZ8/R4ZBgX3xc0QMY4sG+rYjhePex4ZwkAacn34xfNeYyZnqdnRz5gzgNWM9g vm9Q== X-Gm-Message-State: AOJu0YwTyw21Vh8pmEshr80E2Cl1t+M0UaWKGS+PeaqjVBy4BI1gKQX8 Vy7+96xNVjXsaIPAKoBCjDnCsr43Qcg8XgI2uObJGXW0z+Ijq7RPuaifKlQNpkXlhvUWSxf9kuP g X-Gm-Gg: ASbGncvs+rdhB2oGa3wVpLiSZ9G3+YWhZRzHVgw4SP5c/RFIsdERQl+e8HOh9tTRtbR nwJoxW5oeSsEyceez1M7HfJqODnl/SfXcc3JNHHSunjzS7JATX0z1hw1LwWmJZB8XKqnUhNzj4g XUyE4nnZU4U8stCddOgn/e6FcXiWleMdJr5UnEYGp0Zmc7BwjU/p36aiRtwOzVjJGQGA6pF8ch9 uKl8cBsCKXosT940BgRSCUr3z7teeFrYXslxCJJC9MK5AJugNev+i+3YNPUFR9dkgHvO0Ah3pgQ sJ4QGt6PalpZQkPZpw== X-Received: by 2002:a17:90a:d448:b0:2ee:5edc:489 with SMTP id 98e67ed59e1d1-2f452ee6dddmr80082382a91.26.1736236896391; Tue, 07 Jan 2025 00:01:36 -0800 (PST) Received: from stoup.. (76-14-228-138.or.wavecable.com. [76.14.228.138]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-219dc96eb12sm306765995ad.87.2025.01.07.00.01.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 07 Jan 2025 00:01:36 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Cc: philmd@linaro.org, pierrick.bouvier@linaro.org Subject: [PATCH v2 21/81] tcg: Change have_vec to has_type in tcg_op_supported Date: Tue, 7 Jan 2025 00:00:12 -0800 Message-ID: <20250107080112.1175095-22-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250107080112.1175095-1-richard.henderson@linaro.org> References: <20250107080112.1175095-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::102c; envelope-from=richard.henderson@linaro.org; helo=mail-pj1-x102c.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Test each vector type, not just lumping them all together. Add tests for I32 (always true) and I64 (64-bit hosts). Reviewed-by: Philippe Mathieu-Daudé Signed-off-by: Richard Henderson --- tcg/tcg.c | 66 ++++++++++++++++++++++++++++++++++++------------------- 1 file changed, 43 insertions(+), 23 deletions(-) diff --git a/tcg/tcg.c b/tcg/tcg.c index 05bb464940..915a181596 100644 --- a/tcg/tcg.c +++ b/tcg/tcg.c @@ -2136,8 +2136,28 @@ TCGTemp *tcgv_i32_temp(TCGv_i32 v) */ bool tcg_op_supported(TCGOpcode op, TCGType type, unsigned flags) { - const bool have_vec - = TCG_TARGET_HAS_v64 | TCG_TARGET_HAS_v128 | TCG_TARGET_HAS_v256; + bool has_type; + + switch (type) { + case TCG_TYPE_I32: + has_type = true; + break; + case TCG_TYPE_I64: + has_type = TCG_TARGET_REG_BITS == 64; + break; + case TCG_TYPE_V64: + has_type = TCG_TARGET_HAS_v64; + break; + case TCG_TYPE_V128: + has_type = TCG_TARGET_HAS_v128; + break; + case TCG_TYPE_V256: + has_type = TCG_TARGET_HAS_v256; + break; + default: + has_type = false; + break; + } switch (op) { case INDEX_op_discard: @@ -2376,60 +2396,60 @@ bool tcg_op_supported(TCGOpcode op, TCGType type, unsigned flags) case INDEX_op_or_vec: case INDEX_op_xor_vec: case INDEX_op_cmp_vec: - return have_vec; + return has_type; case INDEX_op_dup2_vec: - return have_vec && TCG_TARGET_REG_BITS == 32; + return has_type && TCG_TARGET_REG_BITS == 32; case INDEX_op_not_vec: - return have_vec && TCG_TARGET_HAS_not_vec; + return has_type && TCG_TARGET_HAS_not_vec; case INDEX_op_neg_vec: - return have_vec && TCG_TARGET_HAS_neg_vec; + return has_type && TCG_TARGET_HAS_neg_vec; case INDEX_op_abs_vec: - return have_vec && TCG_TARGET_HAS_abs_vec; + return has_type && TCG_TARGET_HAS_abs_vec; case INDEX_op_andc_vec: - return have_vec && TCG_TARGET_HAS_andc_vec; + return has_type && TCG_TARGET_HAS_andc_vec; case INDEX_op_orc_vec: - return have_vec && TCG_TARGET_HAS_orc_vec; + return has_type && TCG_TARGET_HAS_orc_vec; case INDEX_op_nand_vec: - return have_vec && TCG_TARGET_HAS_nand_vec; + return has_type && TCG_TARGET_HAS_nand_vec; case INDEX_op_nor_vec: - return have_vec && TCG_TARGET_HAS_nor_vec; + return has_type && TCG_TARGET_HAS_nor_vec; case INDEX_op_eqv_vec: - return have_vec && TCG_TARGET_HAS_eqv_vec; + return has_type && TCG_TARGET_HAS_eqv_vec; case INDEX_op_mul_vec: - return have_vec && TCG_TARGET_HAS_mul_vec; + return has_type && TCG_TARGET_HAS_mul_vec; case INDEX_op_shli_vec: case INDEX_op_shri_vec: case INDEX_op_sari_vec: - return have_vec && TCG_TARGET_HAS_shi_vec; + return has_type && TCG_TARGET_HAS_shi_vec; case INDEX_op_shls_vec: case INDEX_op_shrs_vec: case INDEX_op_sars_vec: - return have_vec && TCG_TARGET_HAS_shs_vec; + return has_type && TCG_TARGET_HAS_shs_vec; case INDEX_op_shlv_vec: case INDEX_op_shrv_vec: case INDEX_op_sarv_vec: - return have_vec && TCG_TARGET_HAS_shv_vec; + return has_type && TCG_TARGET_HAS_shv_vec; case INDEX_op_rotli_vec: - return have_vec && TCG_TARGET_HAS_roti_vec; + return has_type && TCG_TARGET_HAS_roti_vec; case INDEX_op_rotls_vec: - return have_vec && TCG_TARGET_HAS_rots_vec; + return has_type && TCG_TARGET_HAS_rots_vec; case INDEX_op_rotlv_vec: case INDEX_op_rotrv_vec: - return have_vec && TCG_TARGET_HAS_rotv_vec; + return has_type && TCG_TARGET_HAS_rotv_vec; case INDEX_op_ssadd_vec: case INDEX_op_usadd_vec: case INDEX_op_sssub_vec: case INDEX_op_ussub_vec: - return have_vec && TCG_TARGET_HAS_sat_vec; + return has_type && TCG_TARGET_HAS_sat_vec; case INDEX_op_smin_vec: case INDEX_op_umin_vec: case INDEX_op_smax_vec: case INDEX_op_umax_vec: - return have_vec && TCG_TARGET_HAS_minmax_vec; + return has_type && TCG_TARGET_HAS_minmax_vec; case INDEX_op_bitsel_vec: - return have_vec && TCG_TARGET_HAS_bitsel_vec; + return has_type && TCG_TARGET_HAS_bitsel_vec; case INDEX_op_cmpsel_vec: - return have_vec && TCG_TARGET_HAS_cmpsel_vec; + return has_type && TCG_TARGET_HAS_cmpsel_vec; default: tcg_debug_assert(op > INDEX_op_last_generic && op < NB_OPS);