From patchwork Tue Apr 15 19:24:57 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 881324 Delivered-To: patch@linaro.org Received: by 2002:adf:f902:0:b0:38f:210b:807b with SMTP id b2csp637372wrr; Tue, 15 Apr 2025 13:06:09 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCUJqwi8k0D4HTPKN5A+b5PYHlE4WreqTcwCQZwDVtxDEhNXy9ji1s9mcZJzRqpr/4heE+mftA==@linaro.org X-Google-Smtp-Source: AGHT+IE/i7ND9BlK6/yuU+e72JUcX7fiko3+1/3UnGzuyYx5KPjHMWT7gmzF2S5uU/VYOKq4CoeD X-Received: by 2002:a05:620a:17a3:b0:7c7:747f:89d0 with SMTP id af79cd13be357-7c9141b3afemr119745785a.18.1744747569377; Tue, 15 Apr 2025 13:06:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1744747569; cv=none; d=google.com; s=arc-20240605; b=lfJzUhm2IHxzcYwCKpONzPb7d01df9VQnH+CLPxSa0Hl70enCZ2xGW0+YJomH2gxqP HzaiLdfeYnkpbhMA8w7puuFnNQwDGjj2z9DpGdsNOp9ZvUNujIHUO362KXq+gzb/tyWn 6f22vqPxugeG/HNbTiURFOK4SmDiylyX811C9yyacJ70hjxymidA9n2le0x6lW+G0ErR d0A3zeqlbczLQtx21n3loJp7qNLDjZwAJjhXDrh8U6moI1hoJRPZQsa7C1hdvKuraSDQ DK6i/ziHApqK+RHVqQM7PD6u0TZICIs+756Ln2H1urBv4X1OuiTn4ujJxj3M5qmi4ArY Rs+w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=SKYZ04ze7lAFLMGtiCvzp1lTZg3J5bVxwu6GXkvSIgs=; fh=PnYt+qEB9tAfMKoqBm2xjKOFpYyFFGPudh5cVIoieJM=; b=DtNvtZHsETLRxAdp8ePM1RqEXQsWW5TgyBRdy4MfPihyEdeJvbJXRETUqGGBJawmu8 jMRvpF/r+TQ1tiAgC35cmjc8y8TUdouxKq+wAnVkWL+aVPp2fXY7p79McDSbLIVQN4uI ByRXYPuuMGrJyiR4Vj/HaeHL11KApe00FvTdNwTFhG1O3EXlYTcach9Kmgc5yTXCwOG8 7pMwkHC/oEsfEysalz9sEeCwQ3caY4y27iEZc+NYFpDZh5CATJtUuHI8YRxfTjCV/+07 JaiFB7OtlRuWUqW0bxDLa/vbzYYpflCCTOwl6vLxD6Uqwlf+nhWdLYpzI8ZCVLdRjZkT s6bw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=QAgmhmYJ; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id af79cd13be357-7c7a894ade1si1168411085a.71.2025.04.15.13.06.09 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Tue, 15 Apr 2025 13:06:09 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=QAgmhmYJ; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1u4mBG-0000wI-Tx; Tue, 15 Apr 2025 15:42:53 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1u4m5o-00005F-7d for qemu-devel@nongnu.org; Tue, 15 Apr 2025 15:37:18 -0400 Received: from mail-pf1-x436.google.com ([2607:f8b0:4864:20::436]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1u4m53-0004ZM-Re for qemu-devel@nongnu.org; Tue, 15 Apr 2025 15:37:10 -0400 Received: by mail-pf1-x436.google.com with SMTP id d2e1a72fcca58-739b3fe7ce8so5210621b3a.0 for ; Tue, 15 Apr 2025 12:36:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1744745778; x=1745350578; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=SKYZ04ze7lAFLMGtiCvzp1lTZg3J5bVxwu6GXkvSIgs=; b=QAgmhmYJYO25IGSAfySVfXFHJbm6skFD/8mI1FEcGIWz9YQAYe1yC2ksLIyMnjVEQa q3siHBdzkLKkTlL/oRWtKEhSqmIkUOkdmfE33u8QbMQJEqykssdV9MmxU+S04ksR6IVy hspwc7/TTUWCCedVZ5mZpmroTgvM1OfcNYdHHmYZgNkKwslIvo1XceVwAbsx+RuurTep 2H9eGnWOxKzNXnsYfqetz4SReQm0omyQYnkSj/C7lMupEYm/WR8MZJhHbUCq26gv+9sg Tkto9zyYs+cAzhU8QpdfWFr0lR18IuaZNcF1h9YOSmL1GdrENQ59pQClw4wUS8vPBM/R P97Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744745778; x=1745350578; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=SKYZ04ze7lAFLMGtiCvzp1lTZg3J5bVxwu6GXkvSIgs=; b=VKTV2hkOUFJXUnSTLxNM0kwHHQ0AicxT4ktTXRpAVnbYzcympZjPJ9eHQThMzwi2V7 t0v9v01zg2w0bDLwQ/jpyeTjPdf/uClFLT8mGw2/PdY3anvRyNadlJ+G6nPyPedLhKMq tMZzey7b9GkkZylEso0fALGDBB5rBEa5Y5mmb5D34mrIEGzLeYbqX5nTCmbddX2lkdT9 ibgBM3WSmukUTJ0j6H65/aAdEH1D/bnhuFIKfpbaPhexcQpyh/89C9iMJWaHPEXenhnB JMvzQJghdSouDiY6nEGUE/ZERfWReYtTlsAClWXpV+cg+U/+S29VBj5+7pJGqAgDCaNY 4lIg== X-Gm-Message-State: AOJu0Yxhod8sQc71AS4aWdrt4+IScZhug50DdgwF+nb5KXpDItKvPge2 +9jtV4hWKzzQa0ud5icg1n13pJuqvvmeqJX1Z5Gz0wbmKLPgSr9jjUQjPmT4tRbrhsMgVw+KIoW D X-Gm-Gg: ASbGncugoOlzTeY/RSVcZcxRHcTMyVlTxYXcnaIWz03utA70KnoTekhuqvBcb6jJoag MQPgvVFtWh7LRNeJ4eF0uLfrMrSzfixifRJV5fToZXf6vEwf/mFFfryrImAovd/X23ucJlen59g Qm5utmJMhXvzR3LQmiRjngSc5AWqaHIuFgTCjpFs+n192Wxz/VoWiCETihGBsQT/Iq2jCg+j/dV gsSkJzqkmvuJSzeLARoG1hS74gknU01AIyQXTZtEge5nc3fin/gEHE+j+hiO+RSZx8gP5KqXdTp js62RU5+2vO0lRciAieRZWE5VeoUWyt/DiHgXl9AS3f2t9YYZPfAJDrK+tcEed72RcARJt3YWM0 = X-Received: by 2002:a05:6a00:140f:b0:736:51a6:78b1 with SMTP id d2e1a72fcca58-73c1f925ba1mr786084b3a.11.1744745777587; Tue, 15 Apr 2025 12:36:17 -0700 (PDT) Received: from stoup.. (71-212-47-143.tukw.qwest.net. [71.212.47.143]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-73bd230e34asm9155603b3a.137.2025.04.15.12.36.17 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 15 Apr 2025 12:36:17 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Subject: [PATCH v4 146/163] tcg/sparc64: Remove support for add2/sub2 Date: Tue, 15 Apr 2025 12:24:57 -0700 Message-ID: <20250415192515.232910-147-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250415192515.232910-1-richard.henderson@linaro.org> References: <20250415192515.232910-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::436; envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x436.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Signed-off-by: Richard Henderson Reviewed-by: Pierrick Bouvier --- tcg/sparc64/tcg-target-con-set.h | 6 +- tcg/sparc64/tcg-target-has.h | 8 +- tcg/sparc64/tcg-target.c.inc | 169 +++---------------------------- 3 files changed, 19 insertions(+), 164 deletions(-) diff --git a/tcg/sparc64/tcg-target-con-set.h b/tcg/sparc64/tcg-target-con-set.h index 37cb190450..1a57adc0e8 100644 --- a/tcg/sparc64/tcg-target-con-set.h +++ b/tcg/sparc64/tcg-target-con-set.h @@ -15,9 +15,7 @@ C_O0_I2(r, rJ) C_O1_I1(r, r) C_O1_I2(r, r, r) C_O1_I2(r, r, rJ) -C_O1_I2(r, r, rZ) -C_O1_I2(r, rZ, rJ) -C_O1_I2(r, rZ, rZ) +C_O1_I2(r, rz, rJ) +C_O1_I2(r, rz, rz) C_O1_I4(r, r, rJ, rI, 0) C_O2_I2(r, r, r, r) -C_O2_I4(r, r, rz, rz, rJ, rJ) diff --git a/tcg/sparc64/tcg-target-has.h b/tcg/sparc64/tcg-target-has.h index b8760dd154..caf7679595 100644 --- a/tcg/sparc64/tcg-target-has.h +++ b/tcg/sparc64/tcg-target-has.h @@ -14,13 +14,13 @@ extern bool use_vis3_instructions; #endif /* optional instructions */ -#define TCG_TARGET_HAS_add2_i32 1 -#define TCG_TARGET_HAS_sub2_i32 1 +#define TCG_TARGET_HAS_add2_i32 0 +#define TCG_TARGET_HAS_sub2_i32 0 #define TCG_TARGET_HAS_qemu_st8_i32 0 #define TCG_TARGET_HAS_extr_i64_i32 0 -#define TCG_TARGET_HAS_add2_i64 1 -#define TCG_TARGET_HAS_sub2_i64 1 +#define TCG_TARGET_HAS_add2_i64 0 +#define TCG_TARGET_HAS_sub2_i64 0 #define TCG_TARGET_HAS_qemu_ldst_i128 0 diff --git a/tcg/sparc64/tcg-target.c.inc b/tcg/sparc64/tcg-target.c.inc index 93bb88b05f..842ef68c54 100644 --- a/tcg/sparc64/tcg-target.c.inc +++ b/tcg/sparc64/tcg-target.c.inc @@ -919,74 +919,6 @@ static const TCGOutOpMovcond outop_movcond = { .out = tgen_movcond, }; -static void tcg_out_addsub2_i32(TCGContext *s, TCGReg rl, TCGReg rh, - TCGReg al, TCGReg ah, int32_t bl, int blconst, - int32_t bh, int bhconst, int opl, int oph) -{ - TCGReg tmp = TCG_REG_T1; - - /* Note that the low parts are fully consumed before tmp is set. */ - if (rl != ah && (bhconst || rl != bh)) { - tmp = rl; - } - - tcg_out_arithc(s, tmp, al, bl, blconst, opl); - tcg_out_arithc(s, rh, ah, bh, bhconst, oph); - tcg_out_mov(s, TCG_TYPE_I32, rl, tmp); -} - -static void tcg_out_addsub2_i64(TCGContext *s, TCGReg rl, TCGReg rh, - TCGReg al, TCGReg ah, int32_t bl, int blconst, - int32_t bh, int bhconst, bool is_sub) -{ - TCGReg tmp = TCG_REG_T1; - - /* Note that the low parts are fully consumed before tmp is set. */ - if (rl != ah && (bhconst || rl != bh)) { - tmp = rl; - } - - tcg_out_arithc(s, tmp, al, bl, blconst, is_sub ? ARITH_SUBCC : ARITH_ADDCC); - - if (use_vis3_instructions && !is_sub) { - /* Note that ADDXC doesn't accept immediates. */ - if (bhconst && bh != 0) { - tcg_out_movi_s13(s, TCG_REG_T2, bh); - bh = TCG_REG_T2; - } - tcg_out_arith(s, rh, ah, bh, ARITH_ADDXC); - } else if (bh == TCG_REG_G0) { - /* If we have a zero, we can perform the operation in two insns, - with the arithmetic first, and a conditional move into place. */ - if (rh == ah) { - tcg_out_arithi(s, TCG_REG_T2, ah, 1, - is_sub ? ARITH_SUB : ARITH_ADD); - tcg_out_movcc(s, COND_CS, MOVCC_XCC, rh, TCG_REG_T2, 0); - } else { - tcg_out_arithi(s, rh, ah, 1, is_sub ? ARITH_SUB : ARITH_ADD); - tcg_out_movcc(s, COND_CC, MOVCC_XCC, rh, ah, 0); - } - } else { - /* - * Otherwise adjust BH as if there is carry into T2. - * Note that constant BH is constrained to 11 bits for the MOVCC, - * so the adjustment fits 12 bits. - */ - if (bhconst) { - tcg_out_movi_s13(s, TCG_REG_T2, bh + (is_sub ? -1 : 1)); - } else { - tcg_out_arithi(s, TCG_REG_T2, bh, 1, - is_sub ? ARITH_SUB : ARITH_ADD); - } - /* ... smoosh T2 back to original BH if carry is clear ... */ - tcg_out_movcc(s, COND_CC, MOVCC_XCC, TCG_REG_T2, bh, bhconst); - /* ... and finally perform the arithmetic with the new operand. */ - tcg_out_arith(s, rh, ah, TCG_REG_T2, is_sub ? ARITH_SUB : ARITH_ADD); - } - - tcg_out_mov(s, TCG_TYPE_I64, rl, tmp); -} - static void tcg_out_jmpl_const(TCGContext *s, const tcg_insn_unit *dest, bool in_prologue, bool tail_call) { @@ -1424,10 +1356,10 @@ static void tgen_addci_rri(TCGContext *s, TCGType type, { if (type == TCG_TYPE_I32) { tcg_out_arithi(s, a0, a1, a2, ARITH_ADDC); - } else if (use_vis3_instructions) { - tcg_debug_assert(a2 == 0); - tcg_out_arith(s, a0, a1, TCG_REG_G0, ARITH_ADDXC); - } else if (a2 != 0) { + return; + } + /* !use_vis3_instructions */ + if (a2 != 0) { tcg_out_arithi(s, TCG_REG_T1, a1, a2, ARITH_ADD); /* for CC */ tcg_out_arithi(s, a0, TCG_REG_T1, 1, ARITH_ADD); /* for CS */ tcg_out_movcc(s, COND_CC, MOVCC_XCC, a0, TCG_REG_T1, false); @@ -1440,25 +1372,13 @@ static void tgen_addci_rri(TCGContext *s, TCGType type, } } -static void tgen_addci_rir(TCGContext *s, TCGType type, - TCGReg a0, tcg_target_long a1, TCGReg a2) -{ - tgen_addci_rri(s, type, a0, a2, a1); -} - -static void tgen_addci_rii(TCGContext *s, TCGType type, - TCGReg a0, tcg_target_long a1, tcg_target_long a2) -{ - tgen_addci_rri(s, type, a0, TCG_REG_G0, a2); -} - static TCGConstraintSetIndex cset_addci(TCGType type, unsigned flags) { if (use_vis3_instructions && type == TCG_TYPE_I64) { /* Note that ADDXC doesn't accept immediates. */ - return C_O1_I2(r, rZ, rZ); + return C_O1_I2(r, rz, rz); } - return C_O1_I2(r, rZ, rJ); + return C_O1_I2(r, rz, rJ); } static const TCGOutOpAddSubCarry outop_addci = { @@ -1466,8 +1386,6 @@ static const TCGOutOpAddSubCarry outop_addci = { .base.dynamic_constraint = cset_addci, .out_rrr = tgen_addci_rrr, .out_rri = tgen_addci_rri, - .out_rir = tgen_addci_rir, - .out_rii = tgen_addci_rii, }; /* Copy %xcc.c to %icc.c */ @@ -1487,10 +1405,7 @@ static void tgen_addcio_rrr(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1, TCGReg a2) { if (type != TCG_TYPE_I32) { - if (use_vis3_instructions) { - tcg_out_arith(s, a0, a1, a2, ARITH_ADDXCCC); - return; - } + /* !use_vis3_instructions */ tcg_out_dup_xcc_c(s); } tcg_out_arith(s, a0, a1, a2, ARITH_ADDCCC); @@ -1500,11 +1415,7 @@ static void tgen_addcio_rri(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1, tcg_target_long a2) { if (type != TCG_TYPE_I32) { - if (use_vis3_instructions) { - tcg_debug_assert(a2 == 0); - tcg_out_arith(s, a0, a1, TCG_REG_G0, ARITH_ADDXCCC); - return; - } + /* !use_vis3_instructions */ tcg_out_dup_xcc_c(s); } tcg_out_arithi(s, a0, a1, a2, ARITH_ADDCCC); @@ -1514,9 +1425,9 @@ static TCGConstraintSetIndex cset_addcio(TCGType type, unsigned flags) { if (use_vis3_instructions && type == TCG_TYPE_I64) { /* Note that ADDXC doesn't accept immediates. */ - return C_O1_I2(r, r, rZ); + return C_O1_I2(r, rz, rz); } - return C_O1_I2(r, r, rJ); + return C_O1_I2(r, rz, rJ); } static const TCGOutOpBinary outop_addcio = { @@ -1881,7 +1792,7 @@ static void tgen_subbo_rri(TCGContext *s, TCGType type, } static const TCGOutOpAddSubCarry outop_subbo = { - .base.static_constraint = C_O1_I2(r, r, rJ), + .base.static_constraint = C_O1_I2(r, rz, rJ), .out_rrr = tgen_subbo_rrr, .out_rri = tgen_subbo_rri, }; @@ -1917,24 +1828,10 @@ static void tgen_subbi_rri(TCGContext *s, TCGType type, } } -static void tgen_subbi_rir(TCGContext *s, TCGType type, - TCGReg a0, tcg_target_long a1, TCGReg a2) -{ - tgen_subbi_rrr(s, type, a0, TCG_REG_G0, a2); -} - -static void tgen_subbi_rii(TCGContext *s, TCGType type, - TCGReg a0, tcg_target_long a1, tcg_target_long a2) -{ - tgen_subbi_rri(s, type, a0, TCG_REG_G0, a2); -} - static const TCGOutOpAddSubCarry outop_subbi = { - .base.static_constraint = C_O1_I2(r, rZ, rJ), + .base.static_constraint = C_O1_I2(r, rz, rJ), .out_rrr = tgen_subbi_rrr, .out_rri = tgen_subbi_rri, - .out_rir = tgen_subbi_rir, - .out_rii = tgen_subbi_rii, }; static void tgen_subbio_rrr(TCGContext *s, TCGType type, @@ -1955,24 +1852,10 @@ static void tgen_subbio_rri(TCGContext *s, TCGType type, tcg_out_arithi(s, a0, a1, a2, ARITH_SUBCCC); } -static void tgen_subbio_rir(TCGContext *s, TCGType type, - TCGReg a0, tcg_target_long a1, TCGReg a2) -{ - tgen_subbio_rrr(s, type, a0, TCG_REG_G0, a2); -} - -static void tgen_subbio_rii(TCGContext *s, TCGType type, - TCGReg a0, tcg_target_long a1, tcg_target_long a2) -{ - tgen_subbio_rri(s, type, a0, TCG_REG_G0, a2); -} - static const TCGOutOpAddSubCarry outop_subbio = { - .base.static_constraint = C_O1_I2(r, rZ, rJ), + .base.static_constraint = C_O1_I2(r, rz, rJ), .out_rrr = tgen_subbio_rrr, .out_rri = tgen_subbio_rri, - .out_rir = tgen_subbio_rir, - .out_rii = tgen_subbio_rii, }; static void tcg_out_set_borrow(TCGContext *s) @@ -2114,17 +1997,6 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, TCGType type, tcg_out_ldst(s, a0, a1, a2, STW); break; - case INDEX_op_add2_i32: - tcg_out_addsub2_i32(s, args[0], args[1], args[2], args[3], - args[4], const_args[4], args[5], const_args[5], - ARITH_ADDCC, ARITH_ADDC); - break; - case INDEX_op_sub2_i32: - tcg_out_addsub2_i32(s, args[0], args[1], args[2], args[3], - args[4], const_args[4], args[5], const_args[5], - ARITH_SUBCC, ARITH_SUBC); - break; - case INDEX_op_qemu_ld_i32: tcg_out_qemu_ld(s, a0, a1, a2, TCG_TYPE_I32); break; @@ -2148,15 +2020,6 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, TCGType type, tcg_out_ldst(s, a0, a1, a2, STX); break; - case INDEX_op_add2_i64: - tcg_out_addsub2_i64(s, args[0], args[1], args[2], args[3], args[4], - const_args[4], args[5], const_args[5], false); - break; - case INDEX_op_sub2_i64: - tcg_out_addsub2_i64(s, args[0], args[1], args[2], args[3], args[4], - const_args[4], args[5], const_args[5], true); - break; - case INDEX_op_mb: tcg_out_mb(s, a0); break; @@ -2203,12 +2066,6 @@ tcg_target_op_def(TCGOpcode op, TCGType type, unsigned flags) case INDEX_op_qemu_st_i64: return C_O0_I2(rz, r); - case INDEX_op_add2_i32: - case INDEX_op_add2_i64: - case INDEX_op_sub2_i32: - case INDEX_op_sub2_i64: - return C_O2_I4(r, r, rz, rz, rJ, rJ); - default: return C_NotImplemented; }