From patchwork Tue Apr 22 19:27:07 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 883145 Delivered-To: patch@linaro.org Received: by 2002:a5d:474d:0:b0:38f:210b:807b with SMTP id o13csp2601730wrs; Tue, 22 Apr 2025 13:12:22 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCWLuS3VuxXxdQ0znHhSbg2P6LHc0p6B5hMTGXs6oVB/YHD/aC+YLifT0HyWYyF8SlbhfsQU8w==@linaro.org X-Google-Smtp-Source: AGHT+IGtA2D6vl3wNaWs76EbLqVcJL1p87AWgdgDf2cX+3wqZOvQm+vLnZ+Np7UjjygtNx02TRp0 X-Received: by 2002:a17:906:22d9:b0:ace:3732:8a86 with SMTP id a640c23a62f3a-ace373294b2mr159175266b.41.1745352741894; Tue, 22 Apr 2025 13:12:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1745352741; cv=none; d=google.com; s=arc-20240605; b=jjD58d/Jt/eya71AXw8Td9KGtvwWmNK6iMfhEhrrYWPpNLCMT6zGM+4OcO8mBeiBjG z4yk+GMyHjjlRwzvABHp/s8RVi0MWUuo8iKCdR2ydfAFGpHEK6nOwxid/ABhJFDDfBdq nyifbc/siSJOIbfuT7VvkuUJK+EhKNonDPVIMx87XO2iD9rOg0lKeaoAOY01pcfxaso0 hU5V9Q09f/hJOoKFwLMtEN1BwdM7tQEDqVvhNKerVnKqisrTN8PVCBeYQ+XQjN84+6CS DSce2L2cwNRAvZmn6zKfAuBIpEhIECVkE6elakSn8IOdUeo9gbphO9Cu77pytLWuDdLU DYkQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=YwX79sAas1p4NfMgvATwyqCc393tpLGILDciw+NSDio=; fh=kQadAhxV42GJ3cd2VUw1RyURv/zJQGvmUdF7iLEVTtc=; b=PHFtj3XrNaq/tGJs2Zi0v+vl1jinH+CeLI+bzDxEby8tlJFXBw8cAPr//ILa+waXgR 64ZU7QeePfDkPYys9gIRduv96Cjls7d4nyBlXYvn/v/l9GJLScuysJjD7mu58gCakCHo kKgiXuRmhwdmSuHgJrM3Yj2imxis3qRVXA1xBCmX+90095AKqwRk2+n8rJvtAz7Ay2OP cPTWgQLTDEz5gMRwgBM64TGr0r2zKjBvxXOHRD5hX6occE0FZJR1LCHOJJguXvJkQnNW 1eSBED+18bDCzX4yr3OWpXaMyWVOtaXKZ9x7DMOuXUnJv59iaUe3xvohuBvZq8M6ueLa XL3g==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ukDBbp0v; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id a640c23a62f3a-acb6ebbf23esi673889066b.120.2025.04.22.13.12.21 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Tue, 22 Apr 2025 13:12:21 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ukDBbp0v; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1u7JPh-00075w-LF; Tue, 22 Apr 2025 15:36:13 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1u7JLr-00016L-Qd for qemu-devel@nongnu.org; Tue, 22 Apr 2025 15:32:16 -0400 Received: from mail-pl1-x636.google.com ([2607:f8b0:4864:20::636]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1u7JLp-0006gY-Hi for qemu-devel@nongnu.org; Tue, 22 Apr 2025 15:32:15 -0400 Received: by mail-pl1-x636.google.com with SMTP id d9443c01a7336-224100e9a5cso66545125ad.2 for ; Tue, 22 Apr 2025 12:32:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1745350332; x=1745955132; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=YwX79sAas1p4NfMgvATwyqCc393tpLGILDciw+NSDio=; b=ukDBbp0v8H7k/OYeSns6jMTKXHvUyd7oHY+n7gxr9/cPrUvYxDUgEYnyQ7gzrxvkL4 d3bCadTyWHo5J5XPu7o0DR4LJW51WePhFooG0OergRS2hNufddk57Xuj8dC77THMOBlJ UMALB0tneUeQKdhQCXwwTDOvGrxIj+/r3J8bQEMh+e/az3K+NRO2F6qfQY9xYKdzyKFQ XNJNp9xSg/cg55TZNyic7NrAwuzhf4A2ro2ErJzjfIwiW4MsLyvEEhj23aCdoxZj+RSn FMriebaS2CT6FPO7Qx99PBbKlMdyqYJ2LsIdClf4+Q5x9lb0rAt8/f+uEvYjZbAdRggX ETNg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745350332; x=1745955132; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=YwX79sAas1p4NfMgvATwyqCc393tpLGILDciw+NSDio=; b=c5W1jr7dQsF0L/Isi0nyJatKMKwBrdogkQQpcYXN1qVbrbARcvqgs2/4M68cOsADfq R+m2nBVxTWHkdJvp1DyYK5jD12rhDt8fAPL6Ktb4HqyCT/sVIlA2Z+SwTT5tprnlAWrO 8wZBUl32tbMZox+7AHFLsg0YKj4MA18QYX52Gd5dpg/HoxtfRv0EI7wzcS2jLHla6pdZ zr+pwBlzw7n2IHnaHp3xWeya+BwOQG0XD2k5omjSIyLhL5U4UvSv6425Ac5pgdNCmcg7 kP0Fs/0xJYU9EHHhGENpG7elXZ3OncSKnrwz5/Jz8d1N7vSFRPtg6h3nov7KIAzI+G7Y KQxg== X-Gm-Message-State: AOJu0YwyK+m4ximhPdPdlpmk66FYq8g2AkGPBelPyOFd0NYiy9sw2eeY OrHkWjHnUYnePWzoC0Bf56tmW3em96lnTTP67xSSdlt2/3bQvxIHkosBWDBsGlUB1SzrIEGj0l1 S X-Gm-Gg: ASbGncu2azR/nyoQLzUI7xLHGIGiltNmBmHKULmYXubFKlxTAVz9FWoAkHTOaIE4Vvc wqI+MZr8q8L3d5g54MxiXk++4+sKKg+mYj4oq4EEmpqk8nbllwiihGXWqOgYZhJoZLr2KyOZw53 4pROQ9+BpH+jHJ5xbzmXYxvzb/HBvUqXVgKdqu5cJjDegH8Cu83C66q2rmJaZUJSShG1eqVSxfX 7mWJS96dd1dI0J4y7UXnNk5R1Stv2rhuVv7lvFFIK0XC6Ef9Kdt2n0Z5vyBZNdQxz8Obtw5mSkc K/ZYEGm3//h/cW/ylYVEdMNiiL/elde7iLfmqCnwhzOUfPiAVDrcM211aZ8FLaWmZvoESdyxhcE 1EqlB2ykDsQ== X-Received: by 2002:a17:903:244a:b0:21f:988d:5758 with SMTP id d9443c01a7336-22c536011bemr283625955ad.35.1745350331768; Tue, 22 Apr 2025 12:32:11 -0700 (PDT) Received: from stoup.. (71-212-47-143.tukw.qwest.net. [71.212.47.143]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-22c50bdda3bsm89312635ad.27.2025.04.22.12.32.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 22 Apr 2025 12:32:11 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= Subject: [PATCH 078/147] target/i386: Remove unused cpu_(ldub, stb)_kernel macros Date: Tue, 22 Apr 2025 12:27:07 -0700 Message-ID: <20250422192819.302784-79-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250422192819.302784-1-richard.henderson@linaro.org> References: <20250422192819.302784-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::636; envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x636.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org From: Philippe Mathieu-Daudé Signed-off-by: Philippe Mathieu-Daudé Reviewed-by: Richard Henderson Signed-off-by: Richard Henderson Message-ID: <20250401080938.32278-8-philmd@linaro.org> --- target/i386/tcg/seg_helper.h | 6 ------ 1 file changed, 6 deletions(-) diff --git a/target/i386/tcg/seg_helper.h b/target/i386/tcg/seg_helper.h index ebf1035277..6b8606cd6d 100644 --- a/target/i386/tcg/seg_helper.h +++ b/target/i386/tcg/seg_helper.h @@ -35,8 +35,6 @@ * TODO: Convert callers to compute cpu_mmu_index_kernel once * and use *_mmuidx_ra directly. */ -#define cpu_ldub_kernel_ra(e, p, r) \ - cpu_ldub_mmuidx_ra(e, p, cpu_mmu_index_kernel(e), r) #define cpu_lduw_kernel_ra(e, p, r) \ cpu_lduw_mmuidx_ra(e, p, cpu_mmu_index_kernel(e), r) #define cpu_ldl_kernel_ra(e, p, r) \ @@ -44,8 +42,6 @@ #define cpu_ldq_kernel_ra(e, p, r) \ cpu_ldq_mmuidx_ra(e, p, cpu_mmu_index_kernel(e), r) -#define cpu_stb_kernel_ra(e, p, v, r) \ - cpu_stb_mmuidx_ra(e, p, v, cpu_mmu_index_kernel(e), r) #define cpu_stw_kernel_ra(e, p, v, r) \ cpu_stw_mmuidx_ra(e, p, v, cpu_mmu_index_kernel(e), r) #define cpu_stl_kernel_ra(e, p, v, r) \ @@ -53,12 +49,10 @@ #define cpu_stq_kernel_ra(e, p, v, r) \ cpu_stq_mmuidx_ra(e, p, v, cpu_mmu_index_kernel(e), r) -#define cpu_ldub_kernel(e, p) cpu_ldub_kernel_ra(e, p, 0) #define cpu_lduw_kernel(e, p) cpu_lduw_kernel_ra(e, p, 0) #define cpu_ldl_kernel(e, p) cpu_ldl_kernel_ra(e, p, 0) #define cpu_ldq_kernel(e, p) cpu_ldq_kernel_ra(e, p, 0) -#define cpu_stb_kernel(e, p, v) cpu_stb_kernel_ra(e, p, v, 0) #define cpu_stw_kernel(e, p, v) cpu_stw_kernel_ra(e, p, v, 0) #define cpu_stl_kernel(e, p, v) cpu_stl_kernel_ra(e, p, v, 0) #define cpu_stq_kernel(e, p, v) cpu_stq_kernel_ra(e, p, v, 0)