From patchwork Fri Apr 25 21:54:29 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 884532 Delivered-To: patch@linaro.org Received: by 2002:a5d:474d:0:b0:38f:210b:807b with SMTP id o13csp4185316wrs; Fri, 25 Apr 2025 15:20:03 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCVhfpdUrNWGWRqY1BRCmGKWaxeHlUc1mAaaxV/nHItel/zd9OHDX7aA8cHoC7a801rGbz7Fow==@linaro.org X-Google-Smtp-Source: AGHT+IFpqUjR82mpNsojYmUsF+zOXL5D0MZV8gGpugd10AU6SaS+iI8tC2B16KpQSvzdjyj9a0Oe X-Received: by 2002:a05:6214:1d05:b0:6f4:b265:261 with SMTP id 6a1803df08f44-6f4cb9b500amr78669816d6.8.1745619603328; Fri, 25 Apr 2025 15:20:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1745619603; cv=none; d=google.com; s=arc-20240605; b=XWU/n92s7eTCxoRtAvq/H4gXjc26vFvrlBvw+3B9HB/Pe/Y2z3D3UItxHnoxsvPzHl ujD+Whn/moUq7iGhQDfLo4XiaKBqfpU0UCMQT2zfGqIa8o3IATnrG+fbfJHTNVHVrfth +e2ROcCQ7v0jte26E8IWjAxdNtoRUXrnb2UWNBBY5F5nrxM+o9ng1v9yiy3ZTWjJne4R u8uJ0rqbOYTomokG6lxIJMwEwBkiQhoG5DdKUaLbppeZ+xLShCeOeJJc5LoYJR98f1t0 5FrBbVtfquTVcj/RTPy6Ex4eU31DIz+z/CERTwIHYWY1le+HLtHc2a1mzBzIDSiaZsCG tTxg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=UfCXyMfYb5vmx7EvcmnCYyPIyUrqyZ3ULXyLLGKTMRU=; fh=i/pWNGcx7KiR3ewgypxpPkuORYlkCnVXLqKVm9/UgNc=; b=Z1z4U9lkSnxc4Kqg0+5Skt6k1fxcuerAs82OFs7AXZGWsZ23STA1oZJ0DRLkFAkw02 KVuL535VowGRz9qHtJuQrLD85Jzs7ZALKKiZilkjllRes5S5chxJYZjoSqlFtUZZ8d8J gIbqW+xX/JrN4h2taUjC0qsRZM+REDvFyri3B5hXrvpnut6uW1+MyNhNVB0uIhJG+92s NFNLIf7lW5OrGzogP7xeGmyeeHq7T424Cmd8lpm29ItJ+yLxGVZ0bA9SSOVa0j34fwCs JSQkkFZU9YtvisPbZ+dD8pOZZYHcMU2WBUY/aZm0PT4eU/LkNAlJyJW4i/jS8wO7owgd Za1w==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="s0b/k6bq"; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id 6a1803df08f44-6f4c0aee246si45189296d6.356.2025.04.25.15.20.03 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Fri, 25 Apr 2025 15:20:03 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="s0b/k6bq"; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1u8RDn-0001ax-IL; Fri, 25 Apr 2025 18:08:41 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1u8RAw-0003hh-OT for qemu-devel@nongnu.org; Fri, 25 Apr 2025 18:05:43 -0400 Received: from mail-pf1-x432.google.com ([2607:f8b0:4864:20::432]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1u8RAu-0001ro-8N for qemu-devel@nongnu.org; Fri, 25 Apr 2025 18:05:37 -0400 Received: by mail-pf1-x432.google.com with SMTP id d2e1a72fcca58-736ad42dfd6so2479663b3a.3 for ; Fri, 25 Apr 2025 15:05:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1745618735; x=1746223535; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=UfCXyMfYb5vmx7EvcmnCYyPIyUrqyZ3ULXyLLGKTMRU=; b=s0b/k6bqEg513bUBH+oT5xSa3tzJqPVvpneNuNCHaOeS4l3WWwJYgGv2UFJK88+aAf P+SbZaNl9tDqMVk8HCV3L2uAnQeLLPbWkW56N7/bghaDZC76Yrz6lWrH8RZH0cxoUbk1 5hWATCiu8bdBF55H9zD7D1E0QUBuCnM7QUoqXbZuFdv1PCfBEjgIy9aKj7sfm6222BxO nP0SPIZDCevQVEgYmMUKBFe1IapvrWgbbo3/+iEapfqzZeC4+BpMDQryeP1FGbRRl5u3 1USw+LwhIBU0aL5K1NO1rDOIZoJfop2kZzno+zS+CiKkeByB7+n4KB09uqdkHaRR5u9T 5L+Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745618735; x=1746223535; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=UfCXyMfYb5vmx7EvcmnCYyPIyUrqyZ3ULXyLLGKTMRU=; b=dniPVO2rzdiq32BTwFNhnnxK6EHCpaZAMm1s6GSSBitmFBP/7ZzlOu0zShAtGpI2Ji qar9JaQEkcJ4sgs50hAJayHbBbppIcf44q5RhY0aQ+CWjYXr/I5LwpSHAU6W+uFKK8GE Wqe5g2/F7PT+rTiO8yExQwa6gP0Z1L0UeRHGomXF8TVRTkbsgR8UEGmWE94OUs5zF3uc hQBuxa8Enf7aO2pjLsAR4CKAr3qmrIxclux8wvYT/NboRf1gh4svDE9LrKN+8FGCiJvS 89m10gUjDT9ZEMKEHxxKCUsV1cau2dT8+NM4qFsxeDF5t94+Y3XPq4enCQpmDgHA0Pek RaJQ== X-Gm-Message-State: AOJu0Yzjr/03CNiTj6K7Hnns6KDlY1/whYewsLVtw9ye0yS0tXCOrUEw mJXGO8wxbGY4FLd8r6QoXw1Ka5vQx4nSA3Scyh4tS8s7zkgGek2KBYEAwnaEX6w2R6lfNXEgGyz n X-Gm-Gg: ASbGncvSqbsfSkhJ1FsQ//rvOyNz7W9XJUzdrzDd3fTGzUQNnn0wuMyswwKKMD5FqT7 F+seDtj70DAYuPS9RtpIx1LFBW3bLR7z4goeaUtqRUdJkmgMwy9pDoTP35ESGfPu6vjuD7fAcs0 +Rl90x5LxZesPWZRlLYE7z5X8qJXS7JqgRpzXfjg9Vi8/oqr00pd3RvERD1LRFZOjqKWqmetpxo J+frFjJyj95z4/V4yw3NMRUBRLWrfG3DLCkS5tk4LpMnH7jpZyBCSmpih/SkAmhd0GbdBiFFpaq zRYOe5ttxrul3A6yF+JX5atze3ueCCiCxg+weUqU+nnlccD9mlu/pwXhrpbr1nzLKaw99mnNQJA = X-Received: by 2002:a05:6a00:b4c:b0:736:34ff:be7 with SMTP id d2e1a72fcca58-73fd8b6bd7dmr4621554b3a.15.1745618734939; Fri, 25 Apr 2025 15:05:34 -0700 (PDT) Received: from stoup.. (71-212-47-143.tukw.qwest.net. [71.212.47.143]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-73e25a6a49esm3796573b3a.106.2025.04.25.15.05.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Apr 2025 15:05:34 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= , Pierrick Bouvier Subject: [PULL 135/159] target/tricore: Use tcg_gen_addcio_i32 for gen_addc_CC Date: Fri, 25 Apr 2025 14:54:29 -0700 Message-ID: <20250425215454.886111-136-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250425215454.886111-1-richard.henderson@linaro.org> References: <20250425215454.886111-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::432; envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x432.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Reviewed-by: Philippe Mathieu-Daudé Reviewed-by: Pierrick Bouvier Signed-off-by: Richard Henderson --- target/tricore/translate.c | 8 ++------ 1 file changed, 2 insertions(+), 6 deletions(-) diff --git a/target/tricore/translate.c b/target/tricore/translate.c index ede0c92c1e..ba36c9fcc8 100644 --- a/target/tricore/translate.c +++ b/target/tricore/translate.c @@ -1346,15 +1346,11 @@ static inline void gen_addi_CC(TCGv ret, TCGv r1, int32_t con) static inline void gen_addc_CC(TCGv ret, TCGv r1, TCGv r2) { - TCGv carry = tcg_temp_new_i32(); - TCGv t0 = tcg_temp_new_i32(); + TCGv t0 = tcg_temp_new_i32(); TCGv result = tcg_temp_new_i32(); - tcg_gen_movi_tl(t0, 0); - tcg_gen_setcondi_tl(TCG_COND_NE, carry, cpu_PSW_C, 0); /* Addition, carry and set C/V/SV bits */ - tcg_gen_add2_i32(result, cpu_PSW_C, r1, t0, carry, t0); - tcg_gen_add2_i32(result, cpu_PSW_C, result, cpu_PSW_C, r2, t0); + tcg_gen_addcio_i32(result, cpu_PSW_C, r1, r2, cpu_PSW_C); /* calc V bit */ tcg_gen_xor_tl(cpu_PSW_V, result, r1); tcg_gen_xor_tl(t0, r1, r2);