From patchwork Tue Apr 29 05:00:04 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Pierrick Bouvier X-Patchwork-Id: 885710 Delivered-To: patch@linaro.org Received: by 2002:a5d:4884:0:b0:38f:210b:807b with SMTP id g4csp143445wrq; Mon, 28 Apr 2025 22:02:36 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCW3OD8EQub+KMBpqDgQb8Brim1OPZahp7PYjjaxnaQMm9j0KkNPz+L3IwChs9tU6/rGMdmHXA==@linaro.org X-Google-Smtp-Source: AGHT+IGBhm46zXsLPlg5sRCv9ZZW59Qboh8Kq88A2qjLRDk1F70dXjLYWuA69mN1ShSJZn2FlW9E X-Received: by 2002:ad4:5d65:0:b0:6e4:7307:51c6 with SMTP id 6a1803df08f44-6f4f27abea2mr24289936d6.34.1745902956246; Mon, 28 Apr 2025 22:02:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1745902956; cv=none; d=google.com; s=arc-20240605; b=ElrtLSY8u+IiGMdKSA6DoSBMmH6BJNS+7hhmI7eIyoErCxXQNPDTc8RKEp4Hi3y2NS 0oYmQDK7Dn3RDiW9cn6ARKGSsbFp40ReBgJLmDsbIrfcu/ypvKNEr5A334zGmP8Y1yAY 7D3X0fsBNHr5IU+yKSdzWukXoKrDrd4nc3u9GsrkfYn+NlaWJ+lOmMJYU61hbQtrVAOn 4X+hXcLnU379fjo9uaTcAMHGc+Th9Wuj+qjkZyAj8buGq3kH2cXWTVEXvprpYyBYg4AZ LR5W/qGl6mHrp49ZhMxyztofXQHK5781REYvs8oBn/oKaGBQymfbyRApzq8EAkElC2NU YkxQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=amXX/THKLt9of3i5C6GzRyhvwR1vAr6wdZGYECnCXXM=; fh=O4yhk4V8tvPJDnLnyAX1De4ll2cui8YfCZlHtNTUPp4=; b=cSx9slykjFDgKP9//oGwagL7ekxrgYB4W83wP6PhyEF4GdUzeDTrU4mXCjsEyrMDE0 in+UC84yYDUi4lDXcfHEW79IFRA/6FReRRgiHf9sHiQebrp9VR3H+jJD/5PN1yzb29qM A/CO69TK4akVW+NUvDYl36REzJrTzbWN9sBJkD6uca06b/9+c0I4zZwCdqZd3IScfiY4 S5sZzTDp289/N/EkliJTqhUi2nzpnXmwHqZD2gUwghy0CJNwe5uh3mQgXfcvMTDE4mU0 PMkYVwNHgw66jY/PAqHdzvkSv6FmzNhWfoaF3dCD31fTcFKPRgcZHE1gBnlIZ0X2qI21 bOSg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wB5c1W55; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id 6a1803df08f44-6f4c0b0add0si95732976d6.418.2025.04.28.22.02.36 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Mon, 28 Apr 2025 22:02:36 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wB5c1W55; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1u9d6d-0000pv-DU; Tue, 29 Apr 2025 01:02:07 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1u9d50-0007bd-Oy for qemu-devel@nongnu.org; Tue, 29 Apr 2025 01:00:27 -0400 Received: from mail-pl1-x62a.google.com ([2607:f8b0:4864:20::62a]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1u9d4y-000606-NG for qemu-devel@nongnu.org; Tue, 29 Apr 2025 01:00:26 -0400 Received: by mail-pl1-x62a.google.com with SMTP id d9443c01a7336-224019ad9edso84177525ad.1 for ; Mon, 28 Apr 2025 22:00:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1745902822; x=1746507622; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=amXX/THKLt9of3i5C6GzRyhvwR1vAr6wdZGYECnCXXM=; b=wB5c1W5563ERc7sKy3Td0m1tbrk2SUtH4sq9E1NF5ywAIhB6AvVT4rH8TeidHyDceB w/MWUDHg12etSQnxgE4bURezkrtjQgjnIvdC3FyNPyqhOdZt4palWcyl0p6smTE1wmak qp06nQq1W/Owuly722NeafIIndeAj/qV0ikjnDuwI/NhEtiRL0C2ehTxkH2rmkDoH9cE 38QJO6d15sNNUanf0Ve1H1aTK+lBu4eJxTP4ohqOwAI5/ddddrgzF1zabDIef4Fde/dX ErL27AVQc5tyn+oE1qdhYVsmp4yzyvLqjt4OoovjeTIF4+K1Oe6Ksnzd7ym3kcFmxahU v/Pg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745902822; x=1746507622; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=amXX/THKLt9of3i5C6GzRyhvwR1vAr6wdZGYECnCXXM=; b=GGjMZ5bsN+2E++24hFgCwshmpvQIhKRkFqhrKjlMTSZbQtZ2S7Yqpcx66nVFb7v5Pv LtYnwPfJyNO2+nxk/AGRTuUhvp5NPNCM4U+jupW5S93p5f8K+7s+tpYtNz7xgmDzf5ky N5HRFL5yYjU+vKJfjrux0t4sjkrk1bYOCNH5H7XIH+TmbI51dkNx97V6eejkULXvcUEr kzqOjGRJjVn/5sjGG11wi64YL7qjLmDjSJ+68+dG4U53X3w5tVeo2DDHUxb3Blo/jZDD myv1zLY1ZnyUDisF6109KN0oM4jf7PgU5G+CfO3ezPqiAgb91R9l2r+CmexeTnaRzR5i OPNQ== X-Gm-Message-State: AOJu0Yy0VD2sixIgYdl2cx6piQa4NmX7ILaT8mj5mlHYfYThJRqaq+UQ fA/lL3c7qKXmIjN3mhZ7xx/v2qSH0b1ewheS2qGeSHObcH9CoYHYsyhaHfP8lOQ2iUikoFFLU+7 b X-Gm-Gg: ASbGncuEHj0k24sfzu+W6VoVKg4ZdcoSxp1yGypcnK2LkuwiZSmy8n/T8O5ejS/qbp8 tLg+EpG783iX17BC6lRaO+wQwUdn7F4xMjgRTK0zbtTH1LQZJmoMIXrYE2UOCqEAqQY1waC7BiL 0T3vsvJMAPrJ+TtyvJKAQ3RGnDh2zM/QxHhznM5AfLMijUaX3E6FhKFve2nlVfr38GoeI8DtHMw yWD9l/omvbGOOO028hXqsfs7rhiSEi8fvQQNVTDYVJPc+FFG0KU6JFiemwuKbq1b9NKUlerkbkc iAd/ajZgNLs908XghXgUIUgMRyyUht25Zd0wPvsQ X-Received: by 2002:a17:902:da8b:b0:224:10a2:cad5 with SMTP id d9443c01a7336-22de6f7e6a9mr26233645ad.10.1745902822519; Mon, 28 Apr 2025 22:00:22 -0700 (PDT) Received: from pc.. ([38.41.223.211]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-22db4dbd6f7sm93004015ad.76.2025.04.28.22.00.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 28 Apr 2025 22:00:22 -0700 (PDT) From: Pierrick Bouvier To: qemu-devel@nongnu.org Cc: Peter Maydell , kvm@vger.kernel.org, alex.bennee@linaro.org, Paolo Bonzini , =?utf-8?q?Phil?= =?utf-8?q?ippe_Mathieu-Daud=C3=A9?= , qemu-arm@nongnu.org, anjo@rev.ng, richard.henderson@linaro.org, Pierrick Bouvier Subject: [PATCH 07/13] target/arm/cpu: remove CONFIG_KVM from arm_cpu_kvm_set_irq Date: Mon, 28 Apr 2025 22:00:04 -0700 Message-ID: <20250429050010.971128-8-pierrick.bouvier@linaro.org> X-Mailer: git-send-email 2.47.2 In-Reply-To: <20250429050010.971128-1-pierrick.bouvier@linaro.org> References: <20250429050010.971128-1-pierrick.bouvier@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::62a; envelope-from=pierrick.bouvier@linaro.org; helo=mail-pl1-x62a.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org This function is called only under kvm_enabled(), so this is safe. Previous commit took care to add kvm_arm_set_irq stub if needed. We need to keep a CONFIG_KVM_IS_POSSIBLE guard because this function uses KVM_ARM_IRQ_CPU_IRQ, KVM_ARM_IRQ_CPU_FIQ and KVM_ARM_IRQ_TYPE_CPU which are only available in this context. Signed-off-by: Pierrick Bouvier --- target/arm/cpu.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/target/arm/cpu.c b/target/arm/cpu.c index 5e951675c60..e7a15ade8b4 100644 --- a/target/arm/cpu.c +++ b/target/arm/cpu.c @@ -1101,7 +1101,7 @@ static void arm_cpu_set_irq(void *opaque, int irq, int level) static void arm_cpu_kvm_set_irq(void *opaque, int irq, int level) { -#ifdef CONFIG_KVM +#ifdef CONFIG_KVM_IS_POSSIBLE ARMCPU *cpu = opaque; CPUARMState *env = &cpu->env; CPUState *cs = CPU(cpu);