From patchwork Tue Mar 19 09:31:48 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Leo Yan X-Patchwork-Id: 160536 Delivered-To: patch@linaro.org Received: by 2002:a02:5cc1:0:0:0:0:0 with SMTP id w62csp3650187jad; Tue, 19 Mar 2019 02:32:03 -0700 (PDT) X-Google-Smtp-Source: APXvYqzlLSlBfp43DpcfFfwddW9sYt16x7daW9gXDxMrwHervm6RWgLQhAW1HfhInNFzQwjLLAnF X-Received: by 2002:a63:145a:: with SMTP id 26mr11868839pgu.433.1552987923631; Tue, 19 Mar 2019 02:32:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1552987923; cv=none; d=google.com; s=arc-20160816; b=RrokWWTtao6INQVjiIiVsetGJxRrEk/NBX1AETAUq8t0rLM+7KAArt5xYzevbdIEQI q0DVu5VDuPdEWZFnZ5QFlXnqf2NxMqPLh3CQvMIJLY286ecJFtR7tz3PKjQcPAxBKvCU LnhAGkrk9VERfkC51y1Cui0rft7ckqsIeyr/CLAdkQQx5qWlNLvgimonSm4PUk6XfpgM hjxgX6YM8Vx6byoabE+ExKZhUlIyUpaiuqcfIAfoeSKJiAXAiL65AyN50Fo68Y6wtxaT Quh1Lov3X3QK3FFZ0jkchLzjdCk8QUGBD4Oc3IN2wIyX8pv2BfYn+/pBtgATEgIuFKhy DTkw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=iqS0mD2DkpD+ki4OIwDG5Tufv1Vltf3JG5TtzYwAJaQ=; b=ri1zf/z76SuISEXb5dLpraAxY+SL4oSYQ4Ze0lhViP+rStvkdJL4Tj94vYwb/U1i7G r7QNCybjNH4gqp6/LjJ4aYGyGVH+6MpPA7ZN2wVe+NgCW093eDmOIqwXFsaUPphIKpiC iTK+0/hwdlOkr7hv0i100FpCw1qTfHp2USeMdp3u9TzIjY3MdjuzVh15bhHkCt38Jvvp SyeJ8hmJjGwnpb7/uNfetlvnLeyUnBqeHCHKF5jIPaiU+100oGIWmY/iqufkOm+KzFRp X6lnS55lEZ6O79MaF0Zu8l05SUKq3itZtebpjquPPKgEeTz959Z4QJ8rN7phJbMmrW6Q V4bA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=IQDjPx98; spf=pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=stable-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l6si10633549pgq.305.2019.03.19.02.32.03; Tue, 19 Mar 2019 02:32:03 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=IQDjPx98; spf=pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=stable-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726366AbfCSJcC (ORCPT + 14 others); Tue, 19 Mar 2019 05:32:02 -0400 Received: from mail-ot1-f65.google.com ([209.85.210.65]:43815 "EHLO mail-ot1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725905AbfCSJcC (ORCPT ); Tue, 19 Mar 2019 05:32:02 -0400 Received: by mail-ot1-f65.google.com with SMTP id u15so6943612otq.10 for ; Tue, 19 Mar 2019 02:32:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=iqS0mD2DkpD+ki4OIwDG5Tufv1Vltf3JG5TtzYwAJaQ=; b=IQDjPx98/it3WTI1P1wn4ptXAPDKpO99H8tMiZ5yS0rw6fQtDerjKjLOVE3OcB6/H7 Y0hsSPTXZHutkEpWqLyt6pPWK7DlGrVwlQAIVFY4qle4XiMCen64rfv/kAheuvIi/KsH T/yq07jkbU1nPaLUtuV+QgZ1WSQoR1tFZX9VKdi7L62nuhBZUvwHnPfEW/f4ozg+z16k ZgaHhoEsmsR4qMEBi1ieBFuSfFytN/1ObzcyQtt2Y1TeUbCiEX/DJD0BO3B39++nIj6n iD6khJ4zb4g2GbBuWfilu9iMpvKBEIEN/9tip+Nu6SgdEgkxSdLhYo5O+4E+/i7EmLkl Cy0A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=iqS0mD2DkpD+ki4OIwDG5Tufv1Vltf3JG5TtzYwAJaQ=; b=TKjdofBqPZY/Noa7+7h6it8V6FWSsN62Kd/7E82WSDiaZet+WflBCc790b1UbBYeRZ hnQ8fGK4PdDpvQhkvUu/BAEalckHIBwCQ5J96UlI7VjnnDbljBH6y/DyseC90svYeKfo NZCUltrzAe43EgCIQGAwuNXjOF8+f3wY8SMstjhTWwjCFfPccMDpjAj/Cpe4RstLvAbZ W1vmH6LWLvI/UvoVCUSEerlo94QD0F39sMf0ogjOJxm1NkD1F33mbX1g9R66/nhYpRMw jzE3hBmrrD3qN23WQV+x73GT3a+Jii4Hs615gf5KQ00ElP3j3uV3rUjiUp9n9YieJlHt RaBQ== X-Gm-Message-State: APjAAAWKcJ1zjcVd///4fP8/vAk75YzdS90hp+ldUC/tmpQp6FLdJNiD GrDitNLZc233VtqVxYnJk2hE9g== X-Received: by 2002:a9d:6857:: with SMTP id c23mr923448oto.62.1552987921852; Tue, 19 Mar 2019 02:32:01 -0700 (PDT) Received: from localhost.localdomain (li808-42.members.linode.com. [104.237.132.42]) by smtp.gmail.com with ESMTPSA id n12sm4864065otl.22.2019.03.19.02.31.58 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 19 Mar 2019 02:32:01 -0700 (PDT) From: Leo Yan To: Michael Turquette , Stephen Boyd , linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Leo Yan , stable@vger.kernel.org, Zhong Kaihua , John Stultz , Zhangfei Gao Subject: [RESEND PATCH] clk: hi3660: Mark clk_gate_ufs_subsys as critical Date: Tue, 19 Mar 2019 17:31:48 +0800 Message-Id: <20190319093148.1909-1-leo.yan@linaro.org> X-Mailer: git-send-email 2.17.1 Sender: stable-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: stable@vger.kernel.org clk_gate_ufs_subsys is a system bus clock, turning off it will introduce lockup issue during system suspend flow. Let's mark clk_gate_ufs_subsys as critical clock, thus keeps it on during system suspend and resume. Fixes: d374e6fd5088 ("clk: hisilicon: Add clock driver for hi3660 SoC") Cc: stable@vger.kernel.org Cc: Zhong Kaihua Cc: John Stultz Cc: Zhangfei Gao Suggested-by: Dong Zhang Signed-off-by: Leo Yan --- drivers/clk/hisilicon/clk-hi3660.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- 2.17.1 diff --git a/drivers/clk/hisilicon/clk-hi3660.c b/drivers/clk/hisilicon/clk-hi3660.c index f40419959656..32ba80181cc6 100644 --- a/drivers/clk/hisilicon/clk-hi3660.c +++ b/drivers/clk/hisilicon/clk-hi3660.c @@ -164,7 +164,7 @@ static const struct hisi_gate_clock hi3660_crgctrl_gate_sep_clks[] = { { HI3660_CLK_GATE_ISP_SNCLK2, "clk_gate_isp_snclk2", "clk_isp_snclk_mux", CLK_SET_RATE_PARENT, 0x50, 18, 0, }, { HI3660_CLK_GATE_UFS_SUBSYS, "clk_gate_ufs_subsys", "clk_div_sysbus", - CLK_SET_RATE_PARENT, 0x50, 21, 0, }, + CLK_SET_RATE_PARENT|CLK_IS_CRITICAL, 0x50, 21, 0, }, { HI3660_PCLK_GATE_DSI0, "pclk_gate_dsi0", "clk_div_cfgbus", CLK_SET_RATE_PARENT, 0x50, 28, 0, }, { HI3660_PCLK_GATE_DSI1, "pclk_gate_dsi1", "clk_div_cfgbus",