From patchwork Tue Oct 29 07:23:05 2013 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rajeshwari Shinde X-Patchwork-Id: 21256 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-pa0-f72.google.com (mail-pa0-f72.google.com [209.85.220.72]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 833C220354 for ; Tue, 29 Oct 2013 07:22:03 +0000 (UTC) Received: by mail-pa0-f72.google.com with SMTP id rd3sf6822762pab.7 for ; Tue, 29 Oct 2013 00:22:02 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:dlp-filter:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :list-post:list-help:list-archive:list-unsubscribe; bh=+SvivY9xidON92Gib77GrVdqyEBpsFIfuAMgelmgDoo=; b=e7fzgSBsaTHFcBAvg+DP5ysiySLiyHJtoGpZ2RsffChNYwzP+jlDLHko45XswYW36c loxKE1eeIebmhM4rxhbKbnLlnPdabdmmneVrguaUSon9oS14QCI3MadQQFNfMesZONrk 3WdfOxrv7CiE/QSFcQZr4jJ5ZPfecv/ensbUlV2RL3vYfGTnHuo/T52+G0xcYj+Ud29Z L4lx2XLQbEI10CaRKDR+2SzNSLSQsmLZByp8RwJZkIlLg6MSkTm7EKERNN75ndtOI6VX 8xwYrMC/jObgsexH4D+Yur2VaGcDxtRv6JFhu4E5CkMffCM6GtiyC4WvZ+QihAoJW3Pw /eEQ== X-Gm-Message-State: ALoCoQno8NsnYk4lKpCAvDqU3eRVYDZQvfX0MHLetnjpY+m34RV4P22dYz3EPjdS0rjbpbNoNmpU X-Received: by 10.66.250.233 with SMTP id zf9mr10355290pac.12.1383031322756; Tue, 29 Oct 2013 00:22:02 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.49.13.9 with SMTP id d9ls2414718qec.26.gmail; Tue, 29 Oct 2013 00:22:02 -0700 (PDT) X-Received: by 10.220.196.66 with SMTP id ef2mr16157624vcb.7.1383031322617; Tue, 29 Oct 2013 00:22:02 -0700 (PDT) Received: from mail-vc0-f179.google.com (mail-vc0-f179.google.com [209.85.220.179]) by mx.google.com with ESMTPS id gq10si6650238vdc.30.2013.10.29.00.22.02 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 29 Oct 2013 00:22:02 -0700 (PDT) Received-SPF: neutral (google.com: 209.85.220.179 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.220.179; Received: by mail-vc0-f179.google.com with SMTP id hz11so2780052vcb.24 for ; Tue, 29 Oct 2013 00:22:02 -0700 (PDT) X-Received: by 10.52.27.7 with SMTP id p7mr2499vdg.59.1383031322495; Tue, 29 Oct 2013 00:22:02 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patches@linaro.org Received: by 10.220.174.196 with SMTP id u4csp181020vcz; Tue, 29 Oct 2013 00:22:01 -0700 (PDT) X-Received: by 10.66.12.103 with SMTP id x7mr29799199pab.54.1383031321052; Tue, 29 Oct 2013 00:22:01 -0700 (PDT) Received: from mailout1.samsung.com (mailout1.samsung.com. [203.254.224.24]) by mx.google.com with ESMTP id dl5si14064007pbd.326.2013.10.29.00.22.00 for ; Tue, 29 Oct 2013 00:22:01 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of rajeshwari.s@samsung.com designates 203.254.224.24 as permitted sender) client-ip=203.254.224.24; Received: from epcpsbgr1.samsung.com (u141.gpu120.samsung.co.kr [203.254.230.141]) by mailout1.samsung.com (Oracle Communications Messaging Server 7u4-24.01 (7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTP id <0MVF00G3S5PZYN70@mailout1.samsung.com>; Tue, 29 Oct 2013 16:21:59 +0900 (KST) Received: from epcpsbgm2.samsung.com ( [172.20.52.123]) by epcpsbgr1.samsung.com (EPCPMTA) with SMTP id BC.80.10672.7126F625; Tue, 29 Oct 2013 16:21:59 +0900 (KST) X-AuditID: cbfee68d-b7fa16d0000029b0-73-526f6217d2f6 Received: from epmmp2 ( [203.254.227.17]) by epcpsbgm2.samsung.com (EPCPMTA) with SMTP id 46.17.08134.7126F625; Tue, 29 Oct 2013 16:21:59 +0900 (KST) Received: from localhost.localdomain.com ([107.108.73.95]) by mmp2.samsung.com (Oracle Communications Messaging Server 7u4-24.01 (7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTPA id <0MVF00H2J5SC3W70@mmp2.samsung.com>; Tue, 29 Oct 2013 16:21:59 +0900 (KST) From: Rajeshwari S Shinde To: u-boot@lists.denx.de Cc: patches@linaro.org, sjg@chromium.org, mk7.kang@samsung.com, chander.kashyap@linaro.org, u-boot-review@google.com, panto@antoniou-consulting.com, alim.akhtar@samsung.com, trini@ti.com Subject: [PATCH 02/10 V6] Exynos5420: Add base addresses for 5420 Date: Tue, 29 Oct 2013 12:53:05 +0530 Message-id: <1383031393-6093-3-git-send-email-rajeshwari.s@samsung.com> X-Mailer: git-send-email 1.7.11.7 In-reply-to: <1383031393-6093-1-git-send-email-rajeshwari.s@samsung.com> References: <1383031393-6093-1-git-send-email-rajeshwari.s@samsung.com> X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFupkkeLIzCtJLcpLzFFi42JZI2JSrSuelB9kcOGmuMWDedvYLB6uv8li 0XGkhdFi1+3JLBZTDn9hsfi2ZRujxeTF85ktlr/eyG7xdm8nuwOnx7yfE5k8ZjdcZPFYsKnU 4861PWweZ+/sYPTo27KK0eP4je1MAexRXDYpqTmZZalF+nYJXBl73tQX/JSteNGf38C4X7KL kZNDQsBEYsHvFUwQtpjEhXvr2boYuTiEBJYySkz7+JkJpujAs9NQiemMEttXtDBDOF1MEsfW 7GPsYuTgYAOq2ngiAaRBREBC4lf/VUaQGmaBfYwS+7+vYQZJCAs4SryZdRFsKouAqkTDoolg Nq+Au8S9s7fYIbYpSsxY8owRxOYU8JDYM/cPWK8QUM3Z7Y/BhkoI7GKXmPnlBQvEIAGJb5MP sYAcISEgK7HpADPEHEmJgytusExgFF7AyLCKUTS1ILmgOCm9yFCvODG3uDQvXS85P3cTIzAa Tv971ruD8fYB60OMyUDjJjJLiSbnA6MpryTe0NjMyMLUxNTYyNzSjDRhJXHepIdJQUIC6Ykl qdmpqQWpRfFFpTmpxYcYmTg4pRoYj8XoCd2erbXX8cLZyPTluXYb7N6Y/F+g1Lt42yuR2Qc1 I8NDJXn3breS/9dpGstUru2+co3E1+2F+/OXBE214Zi42O2mzBYf9/LaL9ufB1VdXrn9LsOz 1pIgNT7zsxtNZ79suDiP4ecVy9Vu5esUfCUub2o8fKmRVTvFd4/lC6vms2mJ6tPqlFiKMxIN tZiLihMBUmtsmZwCAAA= X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFnrGIsWRmVeSWpSXmKPExsVy+t9jQV3xpPwgg5Ur+CwezNvGZvFw/U0W i44jLYwWu25PZrGYcvgLi8W3LdsYLSYvns9ssfz1RnaLt3s72R04Peb9nMjkMbvhIovHgk2l Hneu7WHzOHtnB6NH35ZVjB7Hb2xnCmCPamC0yUhNTEktUkjNS85PycxLt1XyDo53jjc1MzDU NbS0MFdSyEvMTbVVcvEJ0HXLzAG6TUmhLDGnFCgUkFhcrKRvh2lCaIibrgVMY4Sub0gQXI+R ARpIWMOYsedNfcFP2YoX/fkNjPsluxg5OSQETCQOPDvNBmGLSVy4tx7I5uIQEpjOKLF9RQsz hNPFJHFszT7GLkYODjagjo0nEkAaRAQkJH71X2UEqWEW2Mcosf/7GmaQhLCAo8SbWReZQGwW AVWJhkUTwWxeAXeJe2dvsUNsU5SYseQZI4jNKeAhsWfuH7BeIaCas9sfM05g5F3AyLCKUTS1 ILmgOCk910ivODG3uDQvXS85P3cTIzjWnknvYFzVYHGIUYCDUYmH14ItP0iINbGsuDL3EKME B7OSCO+OYKAQb0piZVVqUX58UWlOavEhxmSgqyYyS4km5wPTQF5JvKGxibmpsamliYWJmSVp wkrivAdbrQOFBNITS1KzU1MLUotgtjBxcEo1MOo+npTWoSD7WukJ27wHiZMM1EMWvLy0/ERt oYjv3tIF0TGb4s3fvV/l+S32T/XVT6lTY6eaLIo85S7CwhG19cUJ/87a8kmJTXyRsdf9jZWN i2I2hk8ttHn4NEEz5POnOS5n9QUPHb/r77vtR9qVT0+DL51f7yVnfHVObkPiKy2T9q2HWX9c vKLEUpyRaKjFXFScCACSE/mK+QIAAA== DLP-Filter: Pass X-MTR: 20000000000000000@CPGS X-CFilter-Loop: Reflected X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: rajeshwari.s@samsung.com X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.220.179 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Precedence: list Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org List-ID: X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Adds base addresses of various IPs and controllers required for Exynos5420. Signed-off-by: Rajeshwari S Shinde Signed-off-by: Akshay Saraswat Acked-by: Simon Glass --- Changes in V2: - None Changes in V3: - None Changes in V4: - Added base address for TZPC. Changes in V5: - None Chnages in V6: - Rebased on latest samsung mainline branch. arch/arm/include/asm/arch-exynos/cpu.h | 49 +++++++++++++++++++++++++++++++++- 1 file changed, 48 insertions(+), 1 deletion(-) diff --git a/arch/arm/include/asm/arch-exynos/cpu.h b/arch/arm/include/asm/arch-exynos/cpu.h index 4b67191..10a2ac3 100644 --- a/arch/arm/include/asm/arch-exynos/cpu.h +++ b/arch/arm/include/asm/arch-exynos/cpu.h @@ -88,7 +88,7 @@ #define EXYNOS4X12_DMC_PHY_BASE DEVICE_NOT_AVAILABLE #define EXYNOS4X12_AUDIOSS_BASE DEVICE_NOT_AVAILABLE -/* EXYNOS5 Common*/ +/* EXYNOS5 */ #define EXYNOS5_I2C_SPACING 0x10000 #define EXYNOS5_AUDIOSS_BASE 0x03810000 @@ -124,6 +124,46 @@ #define EXYNOS5_ADC_BASE DEVICE_NOT_AVAILABLE #define EXYNOS5_MODEM_BASE DEVICE_NOT_AVAILABLE +/* EXYNOS5420 Common */ +#define EXYNOS5420_I2C_SPACING 0x10000 + +#define EXYNOS5420_AUDIOSS_BASE 0x03810000 +#define EXYNOS5420_GPIO_PART5_BASE 0x03860000 +#define EXYNOS5420_PRO_ID 0x10000000 +#define EXYNOS5420_CLOCK_BASE 0x10010000 +#define EXYNOS5420_POWER_BASE 0x10040000 +#define EXYNOS5420_SWRESET 0x10040400 +#define EXYNOS5420_SYSREG_BASE 0x10050000 +#define EXYNOS5420_TZPC_BASE 0x100E0000 +#define EXYNOS5420_WATCHDOG_BASE 0x101D0000 +#define EXYNOS5420_ACE_SFR_BASE 0x10830000 +#define EXYNOS5420_DMC_PHY_BASE 0x10C00000 +#define EXYNOS5420_DMC_CTRL_BASE 0x10C20000 +#define EXYNOS5420_DMC_TZASC0_BASE 0x10D40000 +#define EXYNOS5420_DMC_TZASC1_BASE 0x10D50000 +#define EXYNOS5420_USB_HOST_EHCI_BASE 0x12110000 +#define EXYNOS5420_MMC_BASE 0x12200000 +#define EXYNOS5420_SROMC_BASE 0x12250000 +#define EXYNOS5420_UART_BASE 0x12C00000 +#define EXYNOS5420_I2C_BASE 0x12C60000 +#define EXYNOS5420_I2C_8910_BASE 0x12E00000 +#define EXYNOS5420_SPI_BASE 0x12D20000 +#define EXYNOS5420_I2S_BASE 0x12D60000 +#define EXYNOS5420_PWMTIMER_BASE 0x12DD0000 +#define EXYNOS5420_SPI_ISP_BASE 0x131A0000 +#define EXYNOS5420_GPIO_PART2_BASE 0x13400000 +#define EXYNOS5420_GPIO_PART3_BASE 0x13410000 +#define EXYNOS5420_GPIO_PART4_BASE 0x14000000 +#define EXYNOS5420_GPIO_PART1_BASE 0x14010000 +#define EXYNOS5420_MIPI_DSIM_BASE 0x14500000 +#define EXYNOS5420_DP_BASE 0x145B0000 + +#define EXYNOS5420_USBPHY_BASE DEVICE_NOT_AVAILABLE +#define EXYNOS5420_USBOTG_BASE DEVICE_NOT_AVAILABLE +#define EXYNOS5420_FIMD_BASE DEVICE_NOT_AVAILABLE +#define EXYNOS5420_ADC_BASE DEVICE_NOT_AVAILABLE +#define EXYNOS5420_MODEM_BASE DEVICE_NOT_AVAILABLE + #ifndef __ASSEMBLY__ #include /* CPU detection macros */ @@ -157,6 +197,10 @@ static inline void s5p_set_cpu_id(void) /* Exynos5250 */ s5p_cpu_id = 0x5250; break; + case 0x420: + /* Exynos5420 */ + s5p_cpu_id = 0x5420; + break; } } @@ -184,6 +228,7 @@ static inline int __attribute__((no_instrument_function)) \ IS_EXYNOS_TYPE(exynos4210, 0x4210) IS_EXYNOS_TYPE(exynos4412, 0x4412) IS_EXYNOS_TYPE(exynos5250, 0x5250) +IS_EXYNOS_TYPE(exynos5420, 0x5420) #define SAMSUNG_BASE(device, base) \ static inline unsigned int __attribute__((no_instrument_function)) \ @@ -194,6 +239,8 @@ static inline unsigned int __attribute__((no_instrument_function)) \ return EXYNOS4X12_##base; \ return EXYNOS4_##base; \ } else if (cpu_is_exynos5()) { \ + if (proid_is_exynos5420()) \ + return EXYNOS5420_##base; \ return EXYNOS5_##base; \ } \ return 0; \