From patchwork Fri Jan 20 07:17:08 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sumit Garg X-Patchwork-Id: 644607 Delivered-To: patch@linaro.org Received: by 2002:a17:522:b9de:b0:4b9:b062:db3b with SMTP id fj30csp637813pvb; Thu, 19 Jan 2023 23:18:26 -0800 (PST) X-Google-Smtp-Source: AMrXdXu+oD/GANQHyFyk5S8eu3LxiyLhsljrTqGOa56urPhlMUls1+TbO4R6eN/+EnCID9d+gV4I X-Received: by 2002:a05:6808:1053:b0:35e:acd7:99d6 with SMTP id c19-20020a056808105300b0035eacd799d6mr5873311oih.9.1674199106677; Thu, 19 Jan 2023 23:18:26 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1674199106; cv=none; d=google.com; s=arc-20160816; b=KdIr++vjC8gzuAXUC5F9YI8TJzvUriauP/TnDo8jSvXe4O2hHmFBxL1QrNdqpG3gSn 3oYxebVOK6y7Q2byuGjuBMttAf+AXneqw8BJCz128/W31T/v9/QplSLTJ85VPlXy6iT5 1J/THJhgIzOx+ZOY2ymIW2bXyHnXBGQ6XK02zP/ctCCQ5eLfIO/AaEnkn39eJC5zF2o1 cwNCx48+tUm2BDniyj7koVm0LAqAdLoV3dc/6M0iNPC/8MMDdUXhBHEeSRA+3DzK7HaS gS47pElyNCmWjynIelzNYGpn9SOP4tAieIyqgk5dsojbZ2qu3zPz/u1FPjyZ2ATDElCV Lecw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=wh9FITta3C+uiujkN9yOlTx3uqHPS8M4Fiy7NsSWCpk=; b=BHob66F0CTfLxrzqBYW1VvIjW4R3KFQyqjBt3QndA/oeKnm+0SyFaXC/Ap8YjyJtgO JI1z8ASlB2VT6APXfbLw7bMERU7AfU1VYnAHSdfqBeRaZ3/6FTxGK/ag8JYgiCfZ5jW1 hKgv2qNx+rjmZhGE/jSL3/o9znedrnLZMwDin3IcgzGkjhO1z99Jm8l3qr/No9qfaDrQ GeEPmQ2FS/CfW5lbqgPzcz/oDLi+OXbQzojfhAS3J/652yfzyImPiuJiOEWA+95LR6eK 8g1I+ePrTZspnNxcw2tmcqXSaOmsG+1gVJ0+tX4udxUudSIzSAR6TCJGRpR3BH7P8x9y 33Fw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=nfj31rns; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [85.214.62.61]) by mx.google.com with ESMTPS id w21-20020a056808141500b00368bd4ce7a8si11785680oiv.161.2023.01.19.23.18.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Jan 2023 23:18:26 -0800 (PST) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) client-ip=85.214.62.61; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=nfj31rns; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id E6347856A9; Fri, 20 Jan 2023 08:17:59 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="nfj31rns"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id CEC92856A0; Fri, 20 Jan 2023 08:17:53 +0100 (CET) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.2 Received: from mail-pg1-x52b.google.com (mail-pg1-x52b.google.com [IPv6:2607:f8b0:4864:20::52b]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id CE5BE84FB4 for ; Fri, 20 Jan 2023 08:17:49 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=sumit.garg@linaro.org Received: by mail-pg1-x52b.google.com with SMTP id 36so3442198pgp.10 for ; Thu, 19 Jan 2023 23:17:49 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=wh9FITta3C+uiujkN9yOlTx3uqHPS8M4Fiy7NsSWCpk=; b=nfj31rns5rPiflYgoopeawK8ql9JVCSF0NDPerJpUJd90QfxWT2xp8uCDIZ1JLwraD DIvYwAz0pC6t4Nk45XmoELimYRXkHeURStY8V/Gsn6LIaBn1txAnfxK821vv/oPtMnGA Xcd49qPxipZ4o1U+ceKiRfd8MqrFGQtxTkwrUcZz/KxtSH6cAEDsyhFen78iOlwjp/nF g5rKyIzW250h+OSkk5390e6eTk9/lq4GeFEOjT4dpaEzY6mJDD2RwzaiuQ/4NE4hPNTG WtWjQye9AjILI/IqIOZvDj6eVQWtZyvuybocq8AmCipnTblCcq0JDHiXapoK9QTVZJJg OZvQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=wh9FITta3C+uiujkN9yOlTx3uqHPS8M4Fiy7NsSWCpk=; b=8Q2lpzWhuce7pihMeln9IQ0jyW24OvowEvfDwx9252zQK1H/WsslNVQgY+mrUCf0Uv LLKhZeqhFM4Kh4v2vtC7uc9vmuh8xNbHvHyG4Rfyelp3rPiFgOoX9FjoIohugJncDTya uncsLT+1PuZP+jBXUNP7I18eiWYmehynEoGQ8Lr+joHe5Lu5kjozfy9lRxzn8ax4+diw ZAsESoGFI3eC34h4h8TqeSPzByFfG7h7h00PEvXBuC11Xxiw6avPgGXAPKtaX0Y2v3oc ZJgjjLYbybwDcNS7WcrQFCBcT2NXErfyBr//B0JnM//3urnGBSTRn27+2fgLhWdRCulf nXgA== X-Gm-Message-State: AFqh2kqPko5bGUi+KkHland1HZ2m03Au5QDnHCX1MENW0jyXMXQ66reM jYsUxCgXkCxasTBir861Mvwgr4GXdK9c0wK2 X-Received: by 2002:a05:6a00:2913:b0:58e:1b58:56ec with SMTP id cg19-20020a056a00291300b0058e1b5856ecmr207535pfb.16.1674199067974; Thu, 19 Jan 2023 23:17:47 -0800 (PST) Received: from sumit-X1.. ([223.178.212.120]) by smtp.gmail.com with ESMTPSA id x15-20020aa7956f000000b0058bacd6c4e8sm9797586pfq.207.2023.01.19.23.17.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Jan 2023 23:17:47 -0800 (PST) From: Sumit Garg To: u-boot@lists.denx.de Cc: rfried.dev@gmail.com, hs@denx.de, joe.hershberger@ni.com, stephan@gerhold.net, mworsfold@impinj.com, lgillham@impinj.com, jbrennan@impinj.com, nicolas.dechesne@linaro.org, vinod.koul@linaro.org, daniel.thompson@linaro.org, Sumit Garg Subject: [PATCH 03/14] clocks: qcs404: Add support for ethernet clocks Date: Fri, 20 Jan 2023 12:47:08 +0530 Message-Id: <20230120071719.623661-4-sumit.garg@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230120071719.623661-1-sumit.garg@linaro.org> References: <20230120071719.623661-1-sumit.garg@linaro.org> MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.6 at phobos.denx.de X-Virus-Status: Clean Signed-off-by: Sumit Garg --- arch/arm/mach-snapdragon/clock-qcs404.c | 60 +++++++++++++++++++ .../include/mach/sysmap-qcs404.h | 14 +++++ 2 files changed, 74 insertions(+) diff --git a/arch/arm/mach-snapdragon/clock-qcs404.c b/arch/arm/mach-snapdragon/clock-qcs404.c index 6fe92afe8d..b8f5691aae 100644 --- a/arch/arm/mach-snapdragon/clock-qcs404.c +++ b/arch/arm/mach-snapdragon/clock-qcs404.c @@ -18,6 +18,9 @@ /* GPLL0 clock control registers */ #define GPLL0_STATUS_ACTIVE BIT(31) +#define CFG_CLK_SRC_GPLL1 BIT(8) +#define GPLL1_STATUS_ACTIVE BIT(31) + static struct vote_clk gcc_blsp1_ahb_clk = { .cbcr_reg = BLSP1_AHB_CBCR, .ena_vote = APCS_CLOCK_BRANCH_ENA_VOTE, @@ -47,6 +50,13 @@ static struct pll_vote_clk gpll0_vote_clk = { .vote_bit = BIT(0), }; +static struct pll_vote_clk gpll1_vote_clk = { + .status = GPLL1_STATUS, + .status_bit = GPLL1_STATUS_ACTIVE, + .ena_vote = APCS_GPLL_ENA_VOTE, + .vote_bit = BIT(1), +}; + static const struct bcr_regs usb30_master_regs = { .cfg_rcgr = USB30_MASTER_CFG_RCGR, .cmd_rcgr = USB30_MASTER_CMD_RCGR, @@ -55,6 +65,22 @@ static const struct bcr_regs usb30_master_regs = { .D = USB30_MASTER_D, }; +static const struct bcr_regs emac_regs = { + .cfg_rcgr = EMAC_CFG_RCGR, + .cmd_rcgr = EMAC_CMD_RCGR, + .M = EMAC_M, + .N = EMAC_N, + .D = EMAC_D, +}; + +static const struct bcr_regs emac_ptp_regs = { + .cfg_rcgr = EMAC_PTP_CFG_RCGR, + .cmd_rcgr = EMAC_PTP_CMD_RCGR, + .M = EMAC_M, + .N = EMAC_N, + .D = EMAC_D, +}; + ulong msm_set_rate(struct clk *clk, ulong rate) { struct msm_clk_priv *priv = dev_get_priv(clk->dev); @@ -79,6 +105,20 @@ ulong msm_set_rate(struct clk *clk, ulong rate) case GCC_SDCC1_AHB_CLK: clk_enable_cbc(priv->base + SDCC_AHB_CBCR(1)); break; + case GCC_ETH_RGMII_CLK: + if (rate == 250000000) + clk_rcg_set_rate_mnd(priv->base, &emac_regs, 2, 0, 0, + CFG_CLK_SRC_GPLL1); + else if (rate == 125000000) + clk_rcg_set_rate_mnd(priv->base, &emac_regs, 4, 0, 0, + CFG_CLK_SRC_GPLL1); + else if (rate == 50000000) + clk_rcg_set_rate_mnd(priv->base, &emac_regs, 10, 0, 0, + CFG_CLK_SRC_GPLL1); + else if (rate == 5000000) + clk_rcg_set_rate_mnd(priv->base, &emac_regs, 2, 1, 50, + CFG_CLK_SRC_GPLL1); + break; default: return 0; } @@ -111,6 +151,26 @@ int msm_enable(struct clk *clk) case GCC_USB2A_PHY_SLEEP_CLK: clk_enable_cbc(priv->base + USB_HS_PHY_CFG_AHB_CBCR); break; + case GCC_ETH_PTP_CLK: + /* SPEED_1000: freq -> 250MHz */ + clk_enable_cbc(priv->base + ETH_PTP_CBCR); + clk_enable_gpll0(priv->base, &gpll1_vote_clk); + clk_rcg_set_rate_mnd(priv->base, &emac_ptp_regs, 2, 0, 0, + CFG_CLK_SRC_GPLL1); + break; + case GCC_ETH_RGMII_CLK: + /* SPEED_1000: freq -> 250MHz */ + clk_enable_cbc(priv->base + ETH_RGMII_CBCR); + clk_enable_gpll0(priv->base, &gpll1_vote_clk); + clk_rcg_set_rate_mnd(priv->base, &emac_regs, 2, 0, 0, + CFG_CLK_SRC_GPLL1); + break; + case GCC_ETH_SLAVE_AHB_CLK: + clk_enable_cbc(priv->base + ETH_SLAVE_AHB_CBCR); + break; + case GCC_ETH_AXI_CLK: + clk_enable_cbc(priv->base + ETH_AXI_CBCR); + break; default: return 0; } diff --git a/arch/arm/mach-snapdragon/include/mach/sysmap-qcs404.h b/arch/arm/mach-snapdragon/include/mach/sysmap-qcs404.h index e448faad2d..8920c4ee8f 100644 --- a/arch/arm/mach-snapdragon/include/mach/sysmap-qcs404.h +++ b/arch/arm/mach-snapdragon/include/mach/sysmap-qcs404.h @@ -12,6 +12,7 @@ /* Clocks: (from CLK_CTL_BASE) */ #define GPLL0_STATUS (0x21000) +#define GPLL1_STATUS (0x20000) #define APCS_GPLL_ENA_VOTE (0x45000) #define APCS_CLOCK_BRANCH_ENA_VOTE (0x45004) @@ -54,4 +55,17 @@ #define USB2A_PHY_SLEEP_CBCR (0x4102C) #define USB_HS_PHY_CFG_AHB_CBCR (0x41030) +/* ETH controller clock control registers */ +#define ETH_PTP_CBCR (0x4e004) +#define ETH_RGMII_CBCR (0x4e008) +#define ETH_SLAVE_AHB_CBCR (0x4e00c) +#define ETH_AXI_CBCR (0x4e010) +#define EMAC_PTP_CMD_RCGR (0x4e014) +#define EMAC_PTP_CFG_RCGR (0x4e018) +#define EMAC_CMD_RCGR (0x4e01c) +#define EMAC_CFG_RCGR (0x4e020) +#define EMAC_M (0x4e024) +#define EMAC_N (0x4e028) +#define EMAC_D (0x4e02c) + #endif