From patchwork Tue Aug 14 08:08:25 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ming Huang X-Patchwork-Id: 144113 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp4048195ljj; Tue, 14 Aug 2018 01:09:48 -0700 (PDT) X-Google-Smtp-Source: AA+uWPxCwNpI1f+59iwZPKPCKBN7pmEUQ3QSr8Ktb9NiQNIaxlFyFqC3AhugZ7w4eRoFp3uomW/b X-Received: by 2002:a17:902:32a4:: with SMTP id z33-v6mr19738562plb.226.1534234188188; Tue, 14 Aug 2018 01:09:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1534234188; cv=none; d=google.com; s=arc-20160816; b=ODeQ0qyhJZAKDReadlkzNjVDNfDluAXvU742eThr4XU0eVNmctj463LtaQH1MEuMOO Rq4mWA4C5bRizd0yt1yW2gg9GBnQ8NxMZuJVBnkCgEMofS7KtpTYwB7f1B/g9iHOQaen nTeGUi6slEz0zg+XLDREXqhkXX3Sx+iAF/ZaqZBoivCFa6db0qOCJvIwVzVLhfsJB2J8 i8z2wMyR3HC9+nreuJXRbXjSjaS6+MaSvtacr4aPGpDAtCNOowdIyitJRHbm4NIZRx6O Ow+7QP1hOytOgGPbPsQ3QjB332YCYm86dXIzpviqf4LpwD7aTnYfm+lzFlQGQ6HImfKD Z93Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version:cc :list-subscribe:list-help:list-post:list-archive:list-unsubscribe :list-id:precedence:subject:references:in-reply-to:message-id:date :to:from:dkim-signature:delivered-to:arc-authentication-results; bh=Pi3IvdMRH4KeVAeL7aTZpjCUgH//6AD+aWIYwPeKUaQ=; b=MPI+leH4qhXtMHz09yA38jeobL2lczX1txKBDRKU/F/6SU3Ts4x5NrTkuVIoW7QAO9 Fz6C/khaVb9AuVy9ciKl7v90jnERP/z9VFZ/EUCNRD0bWrLJX53OHCA3JZ1+O5JJcMOP 6vbNsrKfFl/XugeghDFhHTnl2LFnpXiGjhwpVZxgpb9kVwBOFQA59ITZspIVVIbZ7DME 2K20zmxM5oFRcd9zT0S6VZL30EpN8T6zu8lRK0LrumqAnhJxBC6qD3zPTy04NiV/BgpU sSuE+Ob67cp9o0mxEcDTpSAUP8X8Gu+uICdmkuMNIrC69qDUdwfg8wd7iCP/76RR+zhy VmmQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=baNdTxu0; spf=pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from ml01.01.org (ml01.01.org. [2001:19d0:306:5::1]) by mx.google.com with ESMTPS id d1-v6si16319774pla.103.2018.08.14.01.09.47 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 14 Aug 2018 01:09:48 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) client-ip=2001:19d0:306:5::1; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=baNdTxu0; spf=pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from [127.0.0.1] (localhost [IPv6:::1]) by ml01.01.org (Postfix) with ESMTP id 317BF210F1558; Tue, 14 Aug 2018 01:09:43 -0700 (PDT) X-Original-To: edk2-devel@lists.01.org Delivered-To: edk2-devel@lists.01.org Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=2607:f8b0:400e:c01::241; helo=mail-pl0-x241.google.com; envelope-from=ming.huang@linaro.org; receiver=edk2-devel@lists.01.org Received: from mail-pl0-x241.google.com (mail-pl0-x241.google.com [IPv6:2607:f8b0:400e:c01::241]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 83040210F1557 for ; Tue, 14 Aug 2018 01:09:42 -0700 (PDT) Received: by mail-pl0-x241.google.com with SMTP id b90-v6so8042678plb.0 for ; Tue, 14 Aug 2018 01:09:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=xTenfNSTLvDQD2fo9JdodTne640OKoROHq4wU4LqoBw=; b=baNdTxu0BgKeXI5dM4520wj85kxAHnivmXPa617vSshGFAEciF9KpwrQ9SZT2AEdWq hR3x+EDr6kwKUYqREv+BDJaWu1nmeqw8egv/h/poda4K5FCplwsBRg5sS+IxTmfmXeFr uoDntqOkLhyHwZHTFPhwnAeiqMyz74HJ0FavQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=xTenfNSTLvDQD2fo9JdodTne640OKoROHq4wU4LqoBw=; b=QLw04gjQaPA9z+s57IB5u1yGtCL2HNQKw3RWG1BQvmgNWn95eqry6nX9rM984G7oRy TcErN37w9homEYIZVSM12su0eSBOb5JboI7S8ynwv/uIFOos8s772OTy3jKPtdfwFgs3 6HzlAqvwbpVkq9EiEUF9TYkM2iOknLOi1WngpWYKC7Pnf6XdcHkc6iCCwYq+MxwqxJB0 eSbYOP8PnCXee3VlysNjDIGU9ZJThhQBUxIX3lVmeqtWL4+lQcpMSH/gG7rzUahkzAmv A1HjoQdyTF4RXuTMmIk/jHevjpAF5+MK5u7ssjjg8amm/1+v7yxILtLBm735HdjAbEC2 AJSg== X-Gm-Message-State: AOUpUlEOdVwn50Izfj0SytalujozSpqjqjMj44XNdOK233bSXJLeAAtn 0XGvtyWeoOgsQb4lO/luf6A4Fw== X-Received: by 2002:a17:902:bb0d:: with SMTP id l13-v6mr19809255pls.5.1534234182211; Tue, 14 Aug 2018 01:09:42 -0700 (PDT) Received: from localhost.localdomain ([120.31.149.194]) by smtp.gmail.com with ESMTPSA id h130-v6sm72905670pgc.88.2018.08.14.01.09.39 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 14 Aug 2018 01:09:41 -0700 (PDT) From: Ming Huang To: leif.lindholm@linaro.org, linaro-uefi@lists.linaro.org, edk2-devel@lists.01.org, graeme.gregory@linaro.org Date: Tue, 14 Aug 2018 16:08:25 +0800 Message-Id: <20180814080903.50466-6-ming.huang@linaro.org> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180814080903.50466-1-ming.huang@linaro.org> References: <20180814080903.50466-1-ming.huang@linaro.org> Subject: [edk2] [PATCH edk2-platforms v2 05/43] Silicon/Hisilicon/D0x: Move RAS macro to PlatformArch.h X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.27 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: huangming23@huawei.com, xinliang.liu@linaro.org, john.garry@huawei.com, zhangjinsong2@huawei.com, Sun Yuanchen , guoheyi@huawei.com, huangdaode@hisilicon.com, michael.d.kinney@intel.com, lersek@redhat.com, wanghuiqiang@huawei.com MIME-Version: 1.0 Errors-To: edk2-devel-bounces@lists.01.org Sender: "edk2-devel" From: Sun Yuanchen Move some RAS macros definition to PlatformArch.h for unifying D0x Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Sun Yuanchen --- Silicon/Hisilicon/Hi1610/Include/PlatformArch.h | 9 +++++++-- Silicon/Hisilicon/Hi1616/Include/PlatformArch.h | 12 ++++++++++++ 2 files changed, 19 insertions(+), 2 deletions(-) -- 2.17.0 _______________________________________________ edk2-devel mailing list edk2-devel@lists.01.org https://lists.01.org/mailman/listinfo/edk2-devel Reviewed-by: Leif Lindholm diff --git a/Silicon/Hisilicon/Hi1610/Include/PlatformArch.h b/Silicon/Hisilicon/Hi1610/Include/PlatformArch.h index 2ff076901e..f39ae0748c 100644 --- a/Silicon/Hisilicon/Hi1610/Include/PlatformArch.h +++ b/Silicon/Hisilicon/Hi1610/Include/PlatformArch.h @@ -1,7 +1,7 @@ /** @file * -* Copyright (c) 2015, Hisilicon Limited. All rights reserved. -* Copyright (c) 2015, Linaro Limited. All rights reserved. +* Copyright (c) 2015 - 2018, Hisilicon Limited. All rights reserved. +* Copyright (c) 2015 - 2018, Linaro Limited. All rights reserved. * * This program and the accompanying materials * are licensed and made available under the terms and conditions of the BSD License @@ -32,6 +32,11 @@ #define S1_BASE 0x40000000000 +#define RASC_BASE (0x5000) +/* configuration register for Rank statistical information */ +#define RASC_CFG_INFOIDX_REG (RASC_BASE + 0x5C) +/* configuration register for Sparing level */ +#define RASC_CFG_SPLVL_REG (RASC_BASE + 0xB8) // // ACPI table information used to initialize tables. diff --git a/Silicon/Hisilicon/Hi1616/Include/PlatformArch.h b/Silicon/Hisilicon/Hi1616/Include/PlatformArch.h index 60a60593be..e02e4bdabd 100644 --- a/Silicon/Hisilicon/Hi1616/Include/PlatformArch.h +++ b/Silicon/Hisilicon/Hi1616/Include/PlatformArch.h @@ -30,6 +30,18 @@ // Max NUMA node number for each node type #define MAX_NUM_PER_TYPE 8 +#define RASC_BASE (0x5000) +/* configuration register for Rank statistical information */ +#define RASC_CFG_INFOIDX_REG (RASC_BASE + 0x5C) +/* configuration register for Sparing level */ +#define RASC_CFG_SPLVL_REG (RASC_BASE + 0xB8) + +// for acpi +#define NODE_IN_SOCKET 2 +#define CORE_NUM_PER_SOCKET 32 +#define EFI_ACPI_MEMORY_AFFINITY_STRUCTURE_COUNT 10 +#define EFI_ACPI_6_2_ITS_AFFINITY_STRUCTURE_COUNT 8 + #define S1_BASE 0x40000000000 //