From patchwork Wed Jul 18 20:07:06 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 142297 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp944858ljj; Wed, 18 Jul 2018 13:08:59 -0700 (PDT) X-Google-Smtp-Source: AAOMgpdrx6DmlcqgoFCABLctfLseMRrJX0JEDyEf4SaIQQForJRD9Cou9h4X4UuT634MJxQeiy+l X-Received: by 2002:a62:b20c:: with SMTP id x12-v6mr6705679pfe.64.1531944538972; Wed, 18 Jul 2018 13:08:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531944538; cv=none; d=google.com; s=arc-20160816; b=GVf5mk2SJXm6WlyoiG5nXobRoT9g7fKD//6lRY57hSPwSxe/JfEKxhne8rFwMEn5Pb 8ewdrtgGSlE/0IWhtKMMix0AF6+USXef67Ul/fSrk3FoiSOyzumSV7rGbDuD7s+8UHFW hvDq8Run2jFSjsxYNbQZefE9/jrI+BXdzBiCrqXvylKUtnhLaWEZEaWt3phejVhvvigh M8lTl7zXhlcT9Zj+H1srJQ4TQWzcOfl5KQ69QpjNNqz5cWRkOz7HWNzDLGOJ+1brmhL9 bUwuFwz0bsEcx1n/YPjIBywypb5yCgY7jnJ/XbxRuDLu4I7yqKlwQV0YcRj5BbrrBd7t +B2A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=QgpbleDBSgODFCpM1JSztgcWDk87CsRGyNfaIi8Tfjg=; b=j1ZD65P1lXtiE3DKBq0kclfYKL8ISb5Vv+wyz8qvPY9c2kH9HaF9l8Nzv2A823oEgT JqSOgmuTHe2nBl/6DTWnUg/QUtQACEcUA+TEBYhLM0EiGPZKgqlpjv1hpQr7HOdV9QH8 ApwH+ufSDSWksJIXxg3gKCDms+pmgMWKBstYSJA6TQFkSqihnsAqC2+wkFFYLLXzDcmQ bGNGtV+bTokXFL6pDb8xrf5A9CirOIONtCtT/rnVRuFZqF/9gCQQy+HJmohnU5v3zty3 0qHOBscy23lPxLLh7/y6jrEujFn4ZubJihUdoQwyouM8E5I+TlZ3XJZajfap06jVVSK6 pndg== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=SxwL5nwu; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b80-v6si4319724pfm.230.2018.07.18.13.08.58; Wed, 18 Jul 2018 13:08:58 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=SxwL5nwu; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730328AbeGRUs0 (ORCPT + 5 others); Wed, 18 Jul 2018 16:48:26 -0400 Received: from mail-pl0-f67.google.com ([209.85.160.67]:42712 "EHLO mail-pl0-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729776AbeGRUs0 (ORCPT ); Wed, 18 Jul 2018 16:48:26 -0400 Received: by mail-pl0-f67.google.com with SMTP id z7-v6so745967plo.9 for ; Wed, 18 Jul 2018 13:08:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=C4QDxfwbcSCB7qVJ4ISeVsB/ZWDUU3UoPGKz3WkRL2U=; b=SxwL5nwuLJAU6wglAbFMjHAzucuB8O0I8yWtC37TapucrKD7KZ2DnKCH2gT5KhzYpI oFCgkAFQwIV3SOXZlnnN5SE/hlHAvArQEnxCFPyOYkVcCc5Hv3OcOKnbl0C4lNfc4L6l +jnhsyPNOoqdHZ8bB7Fqz2ehdX0UIqE1WQWog= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=C4QDxfwbcSCB7qVJ4ISeVsB/ZWDUU3UoPGKz3WkRL2U=; b=afPkvdfZdChEpqDe6UNq9lY0WV4z6SXxubNqMEqRb0tSOrvctSCqhtQkVWCei4TdES yleo8J4/N1bZZH3ecdZ0ZPO4VyLtW8DbShhsevjNBApLMANh+g6qpVjqKpTMFpEI4spT wIRD8kSUtHMUSwLanXAMvUf3k1N89zDV6e0DBCyfxTisD9CfaWMQy79vc1Yrqz/K+TRH sRx49w6DBN8McNZwonUtS/m1UfbUP9JyouzWGK1UA17rXfAFnqwQ4YNFAkqArhFrAX1D Zzss8RzeaRTrLgT7jisF5s10gWGVFJOxkD/bCQpXxozww30icFG/WyOG6eOlNIIG9z1Y tvNg== X-Gm-Message-State: AOUpUlHKiSG1V6YUZnU5Oiyh1rUSG1PWGAggVY/L4pYN1olRpycidwb4 aOFZrqyHu48J11gj8ddCEYkzL7bV6Q== X-Received: by 2002:a17:902:201:: with SMTP id 1-v6mr7330898plc.310.1531944537193; Wed, 18 Jul 2018 13:08:57 -0700 (PDT) Received: from localhost.localdomain ([2409:4072:628d:5c0b:b467:58cc:4c91:39b3]) by smtp.gmail.com with ESMTPSA id c7-v6sm6924697pfh.25.2018.07.18.13.08.47 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 18 Jul 2018 13:08:56 -0700 (PDT) From: Manivannan Sadhasivam To: vkoul@kernel.org, dan.j.williams@intel.com, afaerber@suse.de, robh+dt@kernel.org Cc: dmaengine@vger.kernel.org, liuwei@actions-semi.com, 96boards@ucrobotics.com, devicetree@vger.kernel.org, daniel.thompson@linaro.org, amit.kucheria@linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, hzhang@ucrobotics.com, bdong@ucrobotics.com, manivannanece23@gmail.com, thomas.liau@actions-semi.com, jeff.chen@actions-semi.com, pn@denx.de, edgar.righi@lsitec.org.br, Manivannan Sadhasivam Subject: [PATCH 1/4] dt-bindings: dma: Add binding for Actions Semi Owl SoCs Date: Thu, 19 Jul 2018 01:37:06 +0530 Message-Id: <20180718200709.27102-2-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180718200709.27102-1-manivannan.sadhasivam@linaro.org> References: <20180718200709.27102-1-manivannan.sadhasivam@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add devicetree binding for Actions Semi Owl SoCs DMA controller. Signed-off-by: Manivannan Sadhasivam --- .../devicetree/bindings/dma/owl-dma.txt | 46 +++++++++++++++++++ 1 file changed, 46 insertions(+) create mode 100644 Documentation/devicetree/bindings/dma/owl-dma.txt -- 2.17.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/dma/owl-dma.txt b/Documentation/devicetree/bindings/dma/owl-dma.txt new file mode 100644 index 000000000000..dd6ce237b216 --- /dev/null +++ b/Documentation/devicetree/bindings/dma/owl-dma.txt @@ -0,0 +1,46 @@ +* Actions Semi Owl SoCs DMA controller + +This binding follows the generic DMA bindings defined in dma.txt. + +Required properties: +- compatible: Should be "actions,s900-dma". +- reg: Should contain DMA registers location and length. +- interrupts: Should contain 4 interrupts shared by all channel. +- #dma-cells: Must be <1>. Used to represent the number of integer + cells in the dmas property of client device. +- dma-channels: Physical channels supported. +- dma-requests: Virtual channels supported. +- clocks: Phandle and Specifier of the clock feeding the DMA controller. + +Example: + +Controller: + dma: dma-controller@e0260000 { + compatible = "actions,s900-dma"; + reg = <0x0 0xe0260000 0x0 0x1000>; + interrupts = , + , + , + ; + #dma-cells = <1>; + dma-channels = <12>; + dma-requests = <46>; + clocks = <&clock CLK_DMAC>; + }; + +Client: + +DMA clients connected to the Actions Semi Owl SoCs DMA controller must +use the format described in the dma.txt file, using a two-cell specifier +for each channel. + +The two cells in order are: +1. A phandle pointing to the DMA controller. +2. The channel id. + +uart5: serial@e012a000 { + ... + dma-names = "tx", "rx"; + dmas = <&dma 26>, <&dma 27>; + ... +}; From patchwork Wed Jul 18 20:07:07 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 142298 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp945033ljj; Wed, 18 Jul 2018 13:09:08 -0700 (PDT) X-Google-Smtp-Source: AAOMgpeAFSizQmJl3qIHKE2wN81ssHFxOicqxbQRBNxLY2b4iYzpnh2oYW8tSne5LsH3nYj8kZSC X-Received: by 2002:a63:5d58:: with SMTP id o24-v6mr7211567pgm.349.1531944548386; Wed, 18 Jul 2018 13:09:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531944548; cv=none; d=google.com; s=arc-20160816; b=SV3JY/mkYbUgRTg3NULwDjUexwWChh3Qdq+DyPbsAeZZ8v+CgV2rxGlh88nL6wEWPx 6akXQz+VUk2n3McMu+dDApSSWoEMyrDYeRfr/9fq+uIQQ2KPP9F8bJEThN8iZmGc+IBq n/HKzSSJ7pWVsndwriAW3Ju5ZvyyKVjYgKPN69ws+oyUiAxmF51pUhrftP+HpfQ5KZuI 0+AStTUrgYlXxeixXXJCRPEMUiwVGyoNs0FXtBIX0b5XBri7fVwTM2bW2g6caVERLA1z WoakiEGIoJlKp0KBv85Nl8Z/KL5IaRigzWj1pe4Kgk4NPAukvf6N7w5cQ/zthf8Fsh+W 7s3A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=CoEMcnb09eTzOOq8SdCOYa64tYcAK8QAqnJalzb2fe8=; b=QTFXr2Rz29FNSy2fuMarGwz5ASdvhwaTyt6+vykhgQ3VVVMHM6m7nwjPBqX4HZ5enf qEbyVqsCKXUnRMWq6mA+7weGr+WwpHOEW7lZ9HiL4OO5YDWqWzy8X15a6FrhzUYO2qFf 9o9PPIhogbRDd7TILdgQHX5X3zjuL8Pws5E9cHJc91qTPdx9OsPKZvHZtlnF98x3nWHv OxojK5OVT/jGExFPeCy2107BDmJw2YpJZdUZ9yL0zOKONWwD/IIrS1RdttyjE5RL13RR M/1J2sYsHmERHLWo8qRGHTTZSAXifkV324uUw7n/6L7oejjAF3W2tVIYrSOXUGPX4lyM 6Sdg== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=JMD+M0q7; spf=pass (google.com: best guess record for domain of dmaengine-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=dmaengine-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u11-v6si4091358pgg.683.2018.07.18.13.09.08; Wed, 18 Jul 2018 13:09:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of dmaengine-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=JMD+M0q7; spf=pass (google.com: best guess record for domain of dmaengine-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=dmaengine-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730348AbeGRUsg (ORCPT + 3 others); Wed, 18 Jul 2018 16:48:36 -0400 Received: from mail-pl0-f68.google.com ([209.85.160.68]:46928 "EHLO mail-pl0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730687AbeGRUsf (ORCPT ); Wed, 18 Jul 2018 16:48:35 -0400 Received: by mail-pl0-f68.google.com with SMTP id 30-v6so2508659pld.13 for ; Wed, 18 Jul 2018 13:09:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=6S1u3ITpyUtI8f9vLjRwxawapUb4nLplEzTrLhyW53o=; b=JMD+M0q7CpGABkRdEhGBe7lJwymV4jtv6c2C8/KsEkpz1ZCiGNC2ceTXuzbznokPgP N2cwi5Oa4SUsWb7sdd4pyEaPsQhv0wOXePcjQwcfrcqPOI+eqtAiqqXjRB/YuzIoXOkG WorHJnKRL+CoPs9S/cpv326KNuMnz9z2qbHMY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=6S1u3ITpyUtI8f9vLjRwxawapUb4nLplEzTrLhyW53o=; b=MTBWpukP0GNVqtYCnLcKjWKQfC28qrxDM8O0xr0p8k0Grkq9j9dJbz0Rf59DweCPLq zSZNz1Tx90/Ba8YKu2VcHS5BLmoqfKWgMJuZ/C/G60eR+zrz2oeq31wo0VU4qCd3Gm0Q tqzorfayxAiPLlo6XnyTF9ESR4tTRm73xI2xq40w44EvBYNMXqSGZ/LTDS21mg2iwYDy Ar2ZH0/U5/1V2WJ+pGxGReW6juUUwD9TU2gbkM9J4BxDsSAV5ZGKo1cBUn4ZaXV5pQHy yvJNqFEUDJy+f36JOs903mJ8GMNFvAml6bP4CWXrzaP7w6AhTP9EoXzCsNhzYM/LCOhe 8g1A== X-Gm-Message-State: AOUpUlEfIn3QDhN7rWVetvo+iiOKTJ7cr696tQzw386J0QC63dYuGhWW Wg+iFKJG3yRuqz2wzGN8+pDm X-Received: by 2002:a17:902:bd4b:: with SMTP id b11-v6mr7046055plx.243.1531944547132; Wed, 18 Jul 2018 13:09:07 -0700 (PDT) Received: from localhost.localdomain ([2409:4072:628d:5c0b:b467:58cc:4c91:39b3]) by smtp.gmail.com with ESMTPSA id c7-v6sm6924697pfh.25.2018.07.18.13.08.57 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 18 Jul 2018 13:09:06 -0700 (PDT) From: Manivannan Sadhasivam To: vkoul@kernel.org, dan.j.williams@intel.com, afaerber@suse.de, robh+dt@kernel.org Cc: dmaengine@vger.kernel.org, liuwei@actions-semi.com, 96boards@ucrobotics.com, devicetree@vger.kernel.org, daniel.thompson@linaro.org, amit.kucheria@linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, hzhang@ucrobotics.com, bdong@ucrobotics.com, manivannanece23@gmail.com, thomas.liau@actions-semi.com, jeff.chen@actions-semi.com, pn@denx.de, edgar.righi@lsitec.org.br, Manivannan Sadhasivam Subject: [PATCH 2/4] arm64: dts: actions: Add Actions Semi S900 DMA Controller Date: Thu, 19 Jul 2018 01:37:07 +0530 Message-Id: <20180718200709.27102-3-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180718200709.27102-1-manivannan.sadhasivam@linaro.org> References: <20180718200709.27102-1-manivannan.sadhasivam@linaro.org> Sender: dmaengine-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: dmaengine@vger.kernel.org Add DMA controller node for Actions Semi S900 SoC. Signed-off-by: Manivannan Sadhasivam --- arch/arm64/boot/dts/actions/s900.dtsi | 13 +++++++++++++ 1 file changed, 13 insertions(+) -- 2.17.1 -- To unsubscribe from this list: send the line "unsubscribe dmaengine" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm64/boot/dts/actions/s900.dtsi b/arch/arm64/boot/dts/actions/s900.dtsi index 7ae8b931f000..2e8178e50832 100644 --- a/arch/arm64/boot/dts/actions/s900.dtsi +++ b/arch/arm64/boot/dts/actions/s900.dtsi @@ -191,6 +191,19 @@ ; }; + dma: dma-controller@e0260000 { + compatible = "actions,s900-dma"; + reg = <0x0 0xe0260000 0x0 0x1000>; + interrupts = , + , + , + ; + #dma-cells = <1>; + dma-channels = <12>; + dma-requests = <46>; + clocks = <&cmu CLK_DMAC>; + }; + timer: timer@e0228000 { compatible = "actions,s900-timer"; reg = <0x0 0xe0228000 0x0 0x8000>; From patchwork Wed Jul 18 20:07:08 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 142299 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp945221ljj; Wed, 18 Jul 2018 13:09:20 -0700 (PDT) X-Google-Smtp-Source: AAOMgpfbZMO+YLs6jOQOhUlXP20v4xMSGSeohGbaYxKj61mVBvZLfT/Q5NC8zWogyu14nWHAe/Wv X-Received: by 2002:a62:990f:: with SMTP id d15-v6mr6585840pfe.162.1531944560349; Wed, 18 Jul 2018 13:09:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531944560; cv=none; d=google.com; s=arc-20160816; b=YLI27fTAGQFwz0LPMG6j/nYuUK/uArB2Vc/3U56aNDEHFEuWVHhjxGBnweNW4zey11 0n5GJOrNSESLlA9+i6nYz+hUxefQ9gut+VR2Wftv3v3uD8LbYgtJ4XIHeKC68CoTWbZM HFy+n9y5XWpulzvKKSop6FeJy9FsdThCFHJDTkX7wVBzIMsnXj/sEVkYLYzxoBPBm6Qh Om87RZ0y2wSOXjxRrF4RV/T9HLt/Z9AUeD1fCoeqCQe6uiAYjEoznZNFbxJ+wqc3Tsf9 5hu/jqiYs1M5kiyJHqPg7pqY7ECTztyzwE9Fp4jeXOIhyXrF/gEfFnWb1178UqRxV+XQ J6GQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=IktP+DE8sLMRbtpLpOx6+MIUHyHBk72PZ3+U4RfzI0Y=; b=qtXgqhc5hkP3VNQ9FX0KEwobxsiSdmvscQ+RCJC9Z0VHgc10fq5NTQZvUpOzbK2kDG yXo8Wt1Rq/td5Tdgpuz8rsvz9c1py2re8uud9o+bRr2xB7J/fQGAIOzzKo6CYIUdiu4z FRCgc27EBhOmntQWTgTDH4r7KWTE+mobI3SYKjGamBjiL75LWaT8pnZEdRxlZ4NOzJHW evYp4BDkU4ZSTGamZX02ujAlufJ3FldTj+QTd649fAGQO8k7LN8PpoJ6ujfCLUuHpKnT JrJQ7mx0H8GYiPJk23JaJwYrR/+/a4qoHdT2ZpO/gSLUQfd9BCNPh1qTvmqJqni3TbvJ QxfQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=IoRsG32j; spf=pass (google.com: best guess record for domain of dmaengine-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=dmaengine-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m193-v6si4429384pfc.312.2018.07.18.13.09.20; Wed, 18 Jul 2018 13:09:20 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of dmaengine-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=IoRsG32j; spf=pass (google.com: best guess record for domain of dmaengine-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=dmaengine-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729742AbeGRUsr (ORCPT + 3 others); Wed, 18 Jul 2018 16:48:47 -0400 Received: from mail-pg1-f196.google.com ([209.85.215.196]:34979 "EHLO mail-pg1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727009AbeGRUsr (ORCPT ); Wed, 18 Jul 2018 16:48:47 -0400 Received: by mail-pg1-f196.google.com with SMTP id e6-v6so2493204pgv.2 for ; Wed, 18 Jul 2018 13:09:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=jz9S9lTkN9ilT3xy1nTAyZRe3iVpOfChtuLBnacrrzY=; b=IoRsG32jLJlIrzSJv3/qAxGn0Hqig/uN+nUYBSqBZY2bilT949qQsV23wjgAMlf1EA g8uxb8CEH2e4rvNXTqbgRVJEvtS2ry4OoMyNy7RuTeD0LaahsHy6v4neHLU9vY36iz4u b4jnzNceqet8QjJWq6y/yLo6uJQNTA9NoWY+w= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=jz9S9lTkN9ilT3xy1nTAyZRe3iVpOfChtuLBnacrrzY=; b=jwHt1OLh14KjY1tIJxwoYpVf4B9b2i87pxZcmpAVLE8LHizT5DPUkeCSc1o/dwW9gR B1HFOjdD1L4XXUsMYuBzZCwagVnNgYFiBUKTeJANDXu2QfjRHzQXuWv4/aZmBWlZqG8E La7UbBOm2a+mnQ2EAxj9Ie/SFCMIqUG95jR6CYLolINjH+/RQOeFAxpnawzu7ObEj/Vq YqygOi/62HDwg9c51BJlB5uqx7ifirQUH45uujYJCOEyEMqyCym56XkInQTMOWaFh6dP rnossQKiQJylWevJKLCXj3r3HCngfR7PQaZSF7wNJBqh2CcSwrPQ43qcuuzekjyUEwWz 39Dw== X-Gm-Message-State: AOUpUlHawKOtSfMlpn1GmDH3bVaCQO5AKl/NYuOhciGPqEwbazIOMLW2 jhogwUrhU9LGhGGvYQt7HFdS X-Received: by 2002:a65:52cc:: with SMTP id z12-v6mr7137252pgp.69.1531944557463; Wed, 18 Jul 2018 13:09:17 -0700 (PDT) Received: from localhost.localdomain ([2409:4072:628d:5c0b:b467:58cc:4c91:39b3]) by smtp.gmail.com with ESMTPSA id c7-v6sm6924697pfh.25.2018.07.18.13.09.07 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 18 Jul 2018 13:09:16 -0700 (PDT) From: Manivannan Sadhasivam To: vkoul@kernel.org, dan.j.williams@intel.com, afaerber@suse.de, robh+dt@kernel.org Cc: dmaengine@vger.kernel.org, liuwei@actions-semi.com, 96boards@ucrobotics.com, devicetree@vger.kernel.org, daniel.thompson@linaro.org, amit.kucheria@linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, hzhang@ucrobotics.com, bdong@ucrobotics.com, manivannanece23@gmail.com, thomas.liau@actions-semi.com, jeff.chen@actions-semi.com, pn@denx.de, edgar.righi@lsitec.org.br, Manivannan Sadhasivam Subject: [PATCH 3/4] dma: Add Actions Semi Owl family S900 DMA driver Date: Thu, 19 Jul 2018 01:37:08 +0530 Message-Id: <20180718200709.27102-4-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180718200709.27102-1-manivannan.sadhasivam@linaro.org> References: <20180718200709.27102-1-manivannan.sadhasivam@linaro.org> Sender: dmaengine-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: dmaengine@vger.kernel.org Add Actions Semi Owl family S900 DMA driver. Signed-off-by: Manivannan Sadhasivam --- drivers/dma/Kconfig | 8 + drivers/dma/Makefile | 1 + drivers/dma/owl-dma.c | 1021 +++++++++++++++++++++++++++++++++++++++++ 3 files changed, 1030 insertions(+) create mode 100644 drivers/dma/owl-dma.c -- 2.17.1 -- To unsubscribe from this list: send the line "unsubscribe dmaengine" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/drivers/dma/Kconfig b/drivers/dma/Kconfig index ca1680afa20a..92a278e6618c 100644 --- a/drivers/dma/Kconfig +++ b/drivers/dma/Kconfig @@ -413,6 +413,14 @@ config NBPFAXI_DMA help Support for "Type-AXI" NBPF DMA IPs from Renesas +config OWL_DMA + tristate "Actions Semi Owl SoCs DMA support" + depends on ARCH_ACTIONS + select DMA_ENGINE + select DMA_VIRTUAL_CHANNELS + help + Enable support for the Actions Semi Owl SoCs DMA controller. + config PCH_DMA tristate "Intel EG20T PCH / LAPIS Semicon IOH(ML7213/ML7223/ML7831) DMA" depends on PCI && (X86_32 || COMPILE_TEST) diff --git a/drivers/dma/Makefile b/drivers/dma/Makefile index 203a99d68315..c91702d88b95 100644 --- a/drivers/dma/Makefile +++ b/drivers/dma/Makefile @@ -52,6 +52,7 @@ obj-$(CONFIG_MV_XOR_V2) += mv_xor_v2.o obj-$(CONFIG_MXS_DMA) += mxs-dma.o obj-$(CONFIG_MX3_IPU) += ipu/ obj-$(CONFIG_NBPFAXI_DMA) += nbpfaxi.o +obj-$(CONFIG_OWL_DMA) += owl-dma.o obj-$(CONFIG_PCH_DMA) += pch_dma.o obj-$(CONFIG_PL330_DMA) += pl330.o obj-$(CONFIG_PPC_BESTCOMM) += bestcomm/ diff --git a/drivers/dma/owl-dma.c b/drivers/dma/owl-dma.c new file mode 100644 index 000000000000..065d697edc19 --- /dev/null +++ b/drivers/dma/owl-dma.c @@ -0,0 +1,1021 @@ +// SPDX-License-Identifier: GPL-2.0+ +// +// Actions Semi Owl SoCs DMA driver +// +// Copyright (c) 2014 Actions Semi Inc. +// Author: David Liu +// +// Copyright (c) 2018 Linaro Ltd. +// Author: Manivannan Sadhasivam + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include "virt-dma.h" + +#define OWL_DMA_FRAME_MAX_LENGTH 0xfffff + +/* Global DMA Controller Registers */ +#define OWL_DMA_IRQ_PD0 0x00 +#define OWL_DMA_IRQ_PD1 0x04 +#define OWL_DMA_IRQ_PD2 0x08 +#define OWL_DMA_IRQ_PD3 0x0C +#define OWL_DMA_IRQ_EN0 0x10 +#define OWL_DMA_IRQ_EN1 0x14 +#define OWL_DMA_IRQ_EN2 0x18 +#define OWL_DMA_IRQ_EN3 0x1C +#define OWL_DMA_SECURE_ACCESS_CTL 0x20 +#define OWL_DMA_NIC_QOS 0x24 +#define OWL_DMA_DBGSEL 0x28 +#define OWL_DMA_IDLE_STAT 0x2C + +/* Channel Registers */ +#define OWL_DMA_CHAN_BASE(i) (0x100 + (i) * 0x100) +#define OWL_DMAX_MODE 0x00 +#define OWL_DMAX_SOURCE 0x04 +#define OWL_DMAX_DESTINATION 0x08 +#define OWL_DMAX_FRAME_LEN 0x0C +#define OWL_DMAX_FRAME_CNT 0x10 +#define OWL_DMAX_REMAIN_FRAME_CNT 0x14 +#define OWL_DMAX_REMAIN_CNT 0x18 +#define OWL_DMAX_SOURCE_STRIDE 0x1C +#define OWL_DMAX_DESTINATION_STRIDE 0x20 +#define OWL_DMAX_START 0x24 +#define OWL_DMAX_PAUSE 0x28 +#define OWL_DMAX_CHAINED_CTL 0x2C +#define OWL_DMAX_CONSTANT 0x30 +#define OWL_DMAX_LINKLIST_CTL 0x34 +#define OWL_DMAX_NEXT_DESCRIPTOR 0x38 +#define OWL_DMAX_CURRENT_DESCRIPTOR_NUM 0x3C +#define OWL_DMAX_INT_CTL 0x40 +#define OWL_DMAX_INT_STATUS 0x44 +#define OWL_DMAX_CURRENT_SOURCE_POINTER 0x48 +#define OWL_DMAX_CURRENT_DESTINATION_POINTER 0x4C + +/* OWL_DMAX_MODE Bits */ +#define OWL_DMA_MODE_TS(x) (((x) & 0x3f) << 0) +#define OWL_DMA_MODE_ST(x) (((x) & 0x3) << 8) +#define OWL_DMA_MODE_ST_DEV OWL_DMA_MODE_ST(0) +#define OWL_DMA_MODE_ST_DCU OWL_DMA_MODE_ST(2) +#define OWL_DMA_MODE_ST_SRAM OWL_DMA_MODE_ST(3) +#define OWL_DMA_MODE_DT(x) (((x) & 0x3) << 10) +#define OWL_DMA_MODE_DT_DEV OWL_DMA_MODE_DT(0) +#define OWL_DMA_MODE_DT_DCU OWL_DMA_MODE_DT(2) +#define OWL_DMA_MODE_DT_SRAM OWL_DMA_MODE_DT(3) +#define OWL_DMA_MODE_SAM(x) (((x) & 0x3) << 16) +#define OWL_DMA_MODE_SAM_CONST OWL_DMA_MODE_SAM(0) +#define OWL_DMA_MODE_SAM_INC OWL_DMA_MODE_SAM(1) +#define OWL_DMA_MODE_SAM_STRIDE OWL_DMA_MODE_SAM(2) +#define OWL_DMA_MODE_DAM(x) (((x) & 0x3) << 18) +#define OWL_DMA_MODE_DAM_CONST OWL_DMA_MODE_DAM(0) +#define OWL_DMA_MODE_DAM_INC OWL_DMA_MODE_DAM(1) +#define OWL_DMA_MODE_DAM_STRIDE OWL_DMA_MODE_DAM(2) +#define OWL_DMA_MODE_PW(x) (((x) & 0x7) << 20) +#define OWL_DMA_MODE_CB BIT(23) +#define OWL_DMA_MODE_NDDBW(x) (((x) & 0x1) << 28) +#define OWL_DMA_MODE_NDDBW_32BIT OWL_DMA_MODE_NDDBW(0) +#define OWL_DMA_MODE_NDDBW_8BIT OWL_DMA_MODE_NDDBW(1) +#define OWL_DMA_MODE_CFE BIT(29) +#define OWL_DMA_MODE_LME BIT(30) +#define OWL_DMA_MODE_CME BIT(31) + +/* OWL_DMAX_LINKLIST_CTL Bits */ +#define OWL_DMA_LLC_SAV(x) (((x) & 0x3) << 8) +#define OWL_DMA_LLC_SAV_INC OWL_DMA_LLC_SAV(0) +#define OWL_DMA_LLC_SAV_LOAD_NEXT OWL_DMA_LLC_SAV(1) +#define OWL_DMA_LLC_SAV_LOAD_PREV OWL_DMA_LLC_SAV(2) +#define OWL_DMA_LLC_DAV(x) (((x) & 0x3) << 10) +#define OWL_DMA_LLC_DAV_INC OWL_DMA_LLC_DAV(0) +#define OWL_DMA_LLC_DAV_LOAD_NEXT OWL_DMA_LLC_DAV(1) +#define OWL_DMA_LLC_DAV_LOAD_PREV OWL_DMA_LLC_DAV(2) +#define OWL_DMA_LLC_SUSPEND BIT(16) + +/* OWL_DMAX_INT_CTL Bits */ +#define OWL_DMA_INTCTL_BLOCK BIT(0) +#define OWL_DMA_INTCTL_SUPER_BLOCK BIT(1) +#define OWL_DMA_INTCTL_FRAME BIT(2) +#define OWL_DMA_INTCTL_HALF_FRAME BIT(3) +#define OWL_DMA_INTCTL_LAST_FRAME BIT(4) + +/* OWL_DMAX_INT_STATUS Bits */ +#define OWL_DMA_INTSTAT_BLOCK BIT(0) +#define OWL_DMA_INTSTAT_SUPER_BLOCK BIT(1) +#define OWL_DMA_INTSTAT_FRAME BIT(2) +#define OWL_DMA_INTSTAT_HALF_FRAME BIT(3) +#define OWL_DMA_INTSTAT_LAST_FRAME BIT(4) + +/* Extract the bit field to new shift */ +#define BIT_FIELD(val, width, shift, newshift) \ + ((((val) >> (shift)) & ((BIT(width)) - 1)) << newshift) + +/** + * struct owl_dma_lli_hw - Hardware link list for dma transfer + * @next_lli: physical address of the next link list + * @saddr: source physical address + * @daddr: destination physical address + * @flen: frame length + * @fcnt: frame count + * @src_stride: source stride + * @dst_stride: destination stride + * @ctrla: dma_mode and linklist ctrl config + * @ctrlb: interrupt config + * @const_num: data for constant fill + */ +struct owl_dma_lli_hw { + u32 next_lli; /* physical address of the next link list */ + u32 saddr; /* source physical address */ + u32 daddr; /* destination physical address */ + u32 flen:20; /* frame length */ + u32 fcnt:12; /* frame count */ + u32 src_stride; /* source stride */ + u32 dst_stride; /* destination stride */ + u32 ctrla; /* dma_mode and linklist ctrl */ + u32 ctrlb; /* interrupt control */ + u32 const_num; /* data for constant fill */ +}; + +/** + * struct owl_dma_lli - Link list for dma transfer + * @hw: hardware link list + * @phys: physical address of hardware link list + * @node: node for txd's lli_list + */ +struct owl_dma_lli { + struct owl_dma_lli_hw hw; + dma_addr_t phys; + struct list_head node; +}; + +/** + * struct owl_dma_txd - Wrapper for struct dma_async_tx_descriptor + * @vd: virtual DMA descriptor + * @lli_list: link list of children sg's + */ +struct owl_dma_txd { + struct virt_dma_desc vd; + struct list_head lli_list; +}; + +/** + * struct owl_dma_pchan - Holder for the physical channels + * @id: physical index to this channel + * @base: virtual memory base for the dma channel + * @vchan: the virtual channel currently being served by this physical channel + * @lock: a lock to use when altering an instance of this struct + */ +struct owl_dma_pchan { + u32 id; + void __iomem *base; + struct owl_dma_vchan *vchan; + spinlock_t lock; +}; + +/** + * struct owl_dma_pchan - Wrapper for DMA ENGINE channel + * @vc: wrappped virtual channel + * @pchan: the physical channel utilized by this channel + * @txd: active transaction on this channel + */ +struct owl_dma_vchan { + struct virt_dma_chan vc; + struct owl_dma_pchan *pchan; + struct owl_dma_txd *txd; +}; + +/** + * struct owl_dma - Holder for the Owl DMA controller + * @dma: dma engine for this instance + * @base: virtual memory base for the DMA controller + * @clk: clock for the DMA controller + * @lock: a lock to use when change DMA controller global register + * @lli_pool: a pool for the LLI descriptors + * @nr_pchans: the number of physical channels + * @pchans: array of data for the physical channels + * @nr_vchans: the number of physical channels + * @vchans: array of data for the physical channels + */ +struct owl_dma { + struct dma_device dma; + void __iomem *base; + struct clk *clk; + spinlock_t lock; + struct dma_pool *lli_pool; + + /* physical dma channels */ + unsigned int nr_pchans; + struct owl_dma_pchan *pchans; + + /* virtual dma channels */ + unsigned int nr_vchans; + struct owl_dma_vchan *vchans; +}; + +static void pchan_update(void __iomem *reg, u32 val, bool state) +{ + u32 regval; + + regval = readl(reg); + + if (state) + regval |= val; + else + regval &= ~val; + + writel(val, reg); +} + +static void pchan_writel(struct owl_dma_pchan *pchan, u32 data, u32 reg) +{ + writel(data, pchan->base + reg); +} + +static u32 pchan_readl(struct owl_dma_pchan *pchan, u32 reg) +{ + return readl(pchan->base + reg); +} + +static void dma_update(void __iomem *reg, u32 val, bool state) +{ + u32 regval; + + regval = readl(reg); + + if (state) + regval |= val; + else + regval &= ~val; + + writel(val, reg); +} + +static void dma_writel(struct owl_dma *od, u32 data, u32 reg) +{ + writel(data, od->base + reg); +} + +static u32 dma_readl(struct owl_dma *od, u32 reg) +{ + return readl(od->base + reg); +} + +static inline struct owl_dma *to_owl_dma(struct dma_device *dd) +{ + return container_of(dd, struct owl_dma, dma); +} + +static struct device *chan2dev(struct dma_chan *chan) +{ + return &chan->dev->device; +} + +static inline struct owl_dma_vchan *to_owl_vchan(struct dma_chan *chan) +{ + return container_of(chan, struct owl_dma_vchan, vc.chan); +} + +static inline struct owl_dma_txd *to_owl_txd(struct dma_async_tx_descriptor *tx) +{ + return container_of(tx, struct owl_dma_txd, vd.tx); +} + +static inline u32 llc_hw_ctrla(u32 mode, u32 llc_ctl) +{ + u32 ctl; + + ctl = BIT_FIELD(mode, 4, 28, 28) + | BIT_FIELD(mode, 8, 16, 20) + | BIT_FIELD(mode, 4, 8, 16) + | BIT_FIELD(mode, 6, 0, 10) + | BIT_FIELD(llc_ctl, 2, 10, 8) + | BIT_FIELD(llc_ctl, 2, 8, 6); + + return ctl; +} + +static inline u32 llc_hw_ctrlb(u32 int_ctl) +{ + u32 ctl; + + ctl = BIT_FIELD(int_ctl, 7, 0, 18); + + return ctl; +} + +static void owl_dma_free_lli(struct owl_dma *od, + struct owl_dma_lli *lli) +{ + list_del(&lli->node); + dma_pool_free(od->lli_pool, lli, lli->phys); +} + +static struct owl_dma_lli *owl_dma_alloc_lli(struct owl_dma *od) +{ + struct owl_dma_lli *lli; + dma_addr_t phys; + + lli = dma_pool_alloc(od->lli_pool, GFP_NOWAIT, &phys); + if (!lli) + return NULL; + + INIT_LIST_HEAD(&lli->node); + lli->phys = phys; + + return lli; +} + +static struct owl_dma_lli *owl_dma_add_lli(struct owl_dma_txd *txd, + struct owl_dma_lli *prev, + struct owl_dma_lli *next) +{ + list_add_tail(&next->node, &txd->lli_list); + + if (prev) { + prev->hw.next_lli = next->phys; + prev->hw.ctrla |= llc_hw_ctrla(OWL_DMA_MODE_LME, 0); + } + + return next; +} + +static inline int owl_dma_cfg_lli(struct owl_dma_vchan *vchan, + struct owl_dma_lli *lli, + dma_addr_t src, dma_addr_t dst, + u32 len, enum dma_transfer_direction dir) +{ + struct owl_dma_lli_hw *hw = &lli->hw; + u32 mode; + + mode = OWL_DMA_MODE_PW(0); + + switch (dir) { + case DMA_MEM_TO_MEM: + mode |= OWL_DMA_MODE_TS(0) | OWL_DMA_MODE_ST_DCU + | OWL_DMA_MODE_DT_DCU | OWL_DMA_MODE_SAM_INC + | OWL_DMA_MODE_DAM_INC; + + break; + default: + return -EINVAL; + } + + hw->next_lli = 0; /* One link list by default */ + hw->saddr = src; + hw->daddr = dst; + + hw->fcnt = 1; /* Frame count fixed as 1 */ + hw->flen = len; /* Max frame length is 1MB */ + hw->src_stride = 0; + hw->dst_stride = 0; + hw->ctrla = llc_hw_ctrla(mode, + OWL_DMA_LLC_SAV_LOAD_NEXT | OWL_DMA_LLC_DAV_LOAD_NEXT); + + hw->ctrlb = llc_hw_ctrlb(OWL_DMA_INTCTL_SUPER_BLOCK); + + return 0; +} + +static struct owl_dma_pchan *owl_dma_get_pchan(struct owl_dma *od, + struct owl_dma_vchan *vchan) +{ + struct owl_dma_pchan *pchan; + unsigned long flags; + int i; + + for (i = 0; i < od->nr_pchans; i++) { + pchan = &od->pchans[i]; + + spin_lock_irqsave(&pchan->lock, flags); + if (!pchan->vchan) { + pchan->vchan = vchan; + spin_unlock_irqrestore(&pchan->lock, flags); + break; + } + + spin_unlock_irqrestore(&pchan->lock, flags); + } + + if (i == od->nr_pchans) { + /* No physical channel available, cope with it */ + dev_dbg(od->dma.dev, "no physical channel available"); + return NULL; + } + + return pchan; +} + +static int owl_dma_pchan_busy(struct owl_dma *od, struct owl_dma_pchan *pchan) +{ + unsigned int val; + + val = dma_readl(od, OWL_DMA_IDLE_STAT); + + return !(val & (1 << pchan->id)); +} + +static void owl_dma_terminate_pchan(struct owl_dma *od, + struct owl_dma_pchan *pchan) +{ + unsigned long flags; + u32 irq_pd; + + pchan_writel(pchan, 0, OWL_DMAX_START); + pchan_update(pchan->base + OWL_DMAX_INT_STATUS, 0xff, false); + + spin_lock_irqsave(&od->lock, flags); + dma_update(od->base + OWL_DMA_IRQ_EN0, (1 << pchan->id), false); + + irq_pd = dma_readl(od, OWL_DMA_IRQ_PD0); + if (irq_pd & (1 << pchan->id)) { + dev_warn(od->dma.dev, + "terminating pchan %d that still has pending irq", + pchan->id); + dma_writel(od, (1 << pchan->id), OWL_DMA_IRQ_PD0); + } + + pchan->vchan = NULL; + + spin_unlock_irqrestore(&od->lock, flags); +} + +static void owl_dma_pause_pchan(struct owl_dma_pchan *pchan) +{ + pchan_writel(pchan, 1, OWL_DMAX_PAUSE); +} + +static void owl_dma_resume_pchan(struct owl_dma_pchan *pchan) +{ + pchan_writel(pchan, 0, OWL_DMAX_PAUSE); +} + +static int owl_dma_start_next_txd(struct owl_dma_vchan *vchan) +{ + struct owl_dma *od = to_owl_dma(vchan->vc.chan.device); + struct virt_dma_desc *vd = vchan_next_desc(&vchan->vc); + struct owl_dma_pchan *pchan = vchan->pchan; + struct owl_dma_txd *txd = to_owl_txd(&vd->tx); + struct owl_dma_lli *lli; + unsigned long flags; + u32 int_ctl; + + list_del(&vd->node); + + vchan->txd = txd; + + /* Wait for channel inactive */ + while (owl_dma_pchan_busy(od, pchan)) + cpu_relax(); + + lli = list_first_entry(&txd->lli_list, + struct owl_dma_lli, node); + + int_ctl = OWL_DMA_INTCTL_SUPER_BLOCK; + + pchan_writel(pchan, OWL_DMA_MODE_LME, OWL_DMAX_MODE); + pchan_writel(pchan, OWL_DMA_LLC_SAV_LOAD_NEXT | + OWL_DMA_LLC_DAV_LOAD_NEXT, OWL_DMAX_LINKLIST_CTL); + pchan_writel(pchan, lli->phys, OWL_DMAX_NEXT_DESCRIPTOR); + pchan_writel(pchan, int_ctl, OWL_DMAX_INT_CTL); + + /* Clear IRQ status for this pchan */ + pchan_update(pchan->base + OWL_DMAX_INT_STATUS, 0xff, false); + + spin_lock_irqsave(&od->lock, flags); + + dma_update(od->base + OWL_DMA_IRQ_EN0, (1 << pchan->id), true); + + spin_unlock_irqrestore(&od->lock, flags); + + dev_dbg(chan2dev(&vchan->vc.chan), "starting pchan %d\n", pchan->id); + + /* Start DMA transfer for this pchan */ + pchan_writel(pchan, 0x1, OWL_DMAX_START); + + return 0; +} + +static void owl_dma_phy_free(struct owl_dma *od, struct owl_dma_vchan *vchan) +{ + /* Ensure that the physical channel is stopped */ + owl_dma_terminate_pchan(od, vchan->pchan); + + vchan->pchan = NULL; +} + +static irqreturn_t owl_dma_interrupt(int irq, void *dev_id) +{ + struct owl_dma *od = dev_id; + struct owl_dma_vchan *vchan; + struct owl_dma_pchan *pchan; + unsigned long pending; + int i; + unsigned int global_irq_pending, chan_irq_pending; + + spin_lock(&od->lock); + + pending = dma_readl(od, OWL_DMA_IRQ_PD0); + + /* Clear IRQ status for each pchan */ + for_each_set_bit(i, &pending, od->nr_pchans) { + pchan = &od->pchans[i]; + pchan_update(pchan->base + OWL_DMAX_INT_STATUS, 0xff, false); + } + + /* Clear pending IRQ */ + dma_writel(od, pending, OWL_DMA_IRQ_PD0); + + /* Check missed pending IRQ */ + for (i = 0; i < od->nr_pchans; i++) { + pchan = &od->pchans[i]; + chan_irq_pending = pchan_readl(pchan, OWL_DMAX_INT_CTL) & + pchan_readl(pchan, OWL_DMAX_INT_STATUS); + + /* Dummy read to ensure OWL_DMA_IRQ_PD0 value is updated */ + dma_readl(od, OWL_DMA_IRQ_PD0); + + global_irq_pending = dma_readl(od, OWL_DMA_IRQ_PD0); + + if (chan_irq_pending && !(global_irq_pending & BIT(i))) { + dev_dbg(od->dma.dev, + "global and channel IRQ pending doesn't match"); + + /* Clear IRQ status for this pchan */ + pchan_update(pchan->base + OWL_DMAX_INT_STATUS, + 0xff, false); + + /* Update global IRQ pending */ + pending |= BIT(i); + } + } + + spin_unlock(&od->lock); + + for_each_set_bit(i, &pending, od->nr_pchans) { + struct owl_dma_txd *txd; + + pchan = &od->pchans[i]; + + vchan = pchan->vchan; + if (!vchan) { + dev_warn(od->dma.dev, "no vchan attached on pchan %d\n", + pchan->id); + continue; + } + + spin_lock(&vchan->vc.lock); + + txd = vchan->txd; + if (txd) { + vchan->txd = NULL; + + vchan_cookie_complete(&txd->vd); + + /* + * Start the next descriptor (if any), + * otherwise free this channel. + */ + if (vchan_next_desc(&vchan->vc)) + owl_dma_start_next_txd(vchan); + else + owl_dma_phy_free(od, vchan); + } + + spin_unlock(&vchan->vc.lock); + } + + return IRQ_HANDLED; +} + +static void owl_dma_free_txd(struct owl_dma *od, struct owl_dma_txd *txd) +{ + struct owl_dma_lli *lli, *_lli; + + if (unlikely(!txd)) + return; + + list_for_each_entry_safe(lli, _lli, &txd->lli_list, node) { + owl_dma_free_lli(od, lli); + } + + kfree(txd); +} + +static void owl_dma_desc_free(struct virt_dma_desc *vd) +{ + struct owl_dma *od = to_owl_dma(vd->tx.chan->device); + struct owl_dma_txd *txd = to_owl_txd(&vd->tx); + + owl_dma_free_txd(od, txd); +} + +static int owl_dma_terminate_all(struct dma_chan *chan) +{ + struct owl_dma *od = to_owl_dma(chan->device); + struct owl_dma_vchan *vchan = to_owl_vchan(chan); + unsigned long flags; + LIST_HEAD(head); + + spin_lock_irqsave(&vchan->vc.lock, flags); + + if (vchan->pchan) + owl_dma_phy_free(od, vchan); + + if (vchan->txd) { + owl_dma_desc_free(&vchan->txd->vd); + vchan->txd = NULL; + } + + vchan_get_all_descriptors(&vchan->vc, &head); + vchan_dma_desc_free_list(&vchan->vc, &head); + + spin_unlock_irqrestore(&vchan->vc.lock, flags); + + return 0; +} + +static int owl_dma_pause(struct dma_chan *chan) +{ + struct owl_dma_vchan *vchan = to_owl_vchan(chan); + unsigned long flags; + + spin_lock_irqsave(&vchan->vc.lock, flags); + + owl_dma_pause_pchan(vchan->pchan); + + spin_unlock_irqrestore(&vchan->vc.lock, flags); + + return 0; +} + +static int owl_dma_resume(struct dma_chan *chan) +{ + struct owl_dma_vchan *vchan = to_owl_vchan(chan); + unsigned long flags; + + if (!vchan->pchan && !vchan->txd) + return 0; + + dev_dbg(chan2dev(chan), "vchan %p: resume\n", &vchan->vc); + + spin_lock_irqsave(&vchan->vc.lock, flags); + + owl_dma_resume_pchan(vchan->pchan); + + spin_unlock_irqrestore(&vchan->vc.lock, flags); + + return 0; +} + +static u32 owl_dma_getbytes_chan(struct owl_dma_vchan *vchan) +{ + struct owl_dma_pchan *pchan; + struct owl_dma_txd *txd; + struct owl_dma_lli *lli; + unsigned int next_lli_phy; + size_t bytes; + + pchan = vchan->pchan; + txd = vchan->txd; + + if (!pchan || !txd) + return 0; + + /* Get remain count of current node in link list */ + bytes = pchan_readl(pchan, OWL_DMAX_REMAIN_CNT); + + /* Loop through the preceding nodes to get total remaining bytes */ + if (pchan_readl(pchan, OWL_DMAX_MODE) & OWL_DMA_MODE_LME) { + next_lli_phy = pchan_readl(pchan, OWL_DMAX_NEXT_DESCRIPTOR); + list_for_each_entry(lli, &txd->lli_list, node) { + /* Start from the next active node */ + if (lli->phys == next_lli_phy) { + list_for_each_entry(lli, &txd->lli_list, node) + bytes += lli->hw.flen; + break; + } + } + } + + return bytes; +} + +static enum dma_status owl_dma_tx_status(struct dma_chan *chan, + dma_cookie_t cookie, + struct dma_tx_state *state) +{ + struct owl_dma_vchan *vchan = to_owl_vchan(chan); + struct owl_dma_lli *lli; + struct virt_dma_desc *vd; + struct owl_dma_txd *txd; + enum dma_status ret; + unsigned long flags; + size_t bytes = 0; + + ret = dma_cookie_status(chan, cookie, state); + if (ret == DMA_COMPLETE || !state) + return ret; + + spin_lock_irqsave(&vchan->vc.lock, flags); + + vd = vchan_find_desc(&vchan->vc, cookie); + if (vd) { + txd = to_owl_txd(&vd->tx); + list_for_each_entry(lli, &txd->lli_list, node) + bytes += lli->hw.flen; + } else { + bytes = owl_dma_getbytes_chan(vchan); + } + + spin_unlock_irqrestore(&vchan->vc.lock, flags); + + dma_set_residue(state, bytes); + + return ret; +} + +static void owl_dma_phy_alloc_and_start(struct owl_dma_vchan *vchan) +{ + struct owl_dma *od = to_owl_dma(vchan->vc.chan.device); + struct owl_dma_pchan *pchan; + + pchan = owl_dma_get_pchan(od, vchan); + if (!pchan) { + dev_dbg(od->dma.dev, "no physical channel available for xfer"); + return; + } + + dev_dbg(od->dma.dev, "allocated pchan %d", pchan->id); + + vchan->pchan = pchan; + owl_dma_start_next_txd(vchan); +} + +static void owl_dma_issue_pending(struct dma_chan *chan) +{ + struct owl_dma_vchan *vchan = to_owl_vchan(chan); + unsigned long flags; + + spin_lock_irqsave(&vchan->vc.lock, flags); + if (vchan_issue_pending(&vchan->vc)) { + if (!vchan->pchan) + owl_dma_phy_alloc_and_start(vchan); + } + spin_unlock_irqrestore(&vchan->vc.lock, flags); +} + +static struct dma_async_tx_descriptor *owl_dma_prep_memcpy( + struct dma_chan *chan, dma_addr_t dst, dma_addr_t src, + size_t len, unsigned long flags) +{ + struct owl_dma *od = to_owl_dma(chan->device); + struct owl_dma_vchan *vchan = to_owl_vchan(chan); + struct owl_dma_txd *txd; + struct owl_dma_lli *lli, *prev = NULL; + size_t offset, bytes; + int ret; + + if (!len) + return NULL; + + txd = kzalloc(sizeof(*txd), GFP_NOWAIT); + if (!txd) + return NULL; + + INIT_LIST_HEAD(&txd->lli_list); + + /* Process the transfer as frame by frame */ + for (offset = 0; offset < len; offset += bytes) { + lli = owl_dma_alloc_lli(od); + if (!lli) { + dev_warn(chan2dev(chan), "failed to allocate lli"); + goto err_txd_free; + } + + bytes = min_t(size_t, (len - offset), OWL_DMA_FRAME_MAX_LENGTH); + + ret = owl_dma_cfg_lli(vchan, lli, src + offset, dst + offset, + bytes, DMA_MEM_TO_MEM); + if (ret) { + dev_warn(chan2dev(chan), "failed to config lli"); + goto err_txd_free; + } + + prev = owl_dma_add_lli(txd, prev, lli); + } + + return vchan_tx_prep(&vchan->vc, &txd->vd, flags); + +err_txd_free: + owl_dma_free_txd(od, txd); + return NULL; +} + +static void owl_dma_free_chan_resources(struct dma_chan *chan) +{ + struct owl_dma_vchan *vchan = to_owl_vchan(chan); + + /* Ensure all queued descriptors are freed */ + vchan_free_chan_resources(&vchan->vc); +} + +static inline void owl_dma_free(struct owl_dma *od) +{ + struct owl_dma_vchan *vchan = NULL; + struct owl_dma_vchan *next; + + list_for_each_entry_safe(vchan, + next, &od->dma.channels, vc.chan.device_node) { + list_del(&vchan->vc.chan.device_node); + tasklet_kill(&vchan->vc.task); + } +} + +static int owl_dma_probe(struct platform_device *pdev) +{ + struct device_node *np = pdev->dev.of_node; + struct owl_dma *od; + struct resource *res; + int ret, i, irq, nr_channels, nr_requests; + + od = devm_kzalloc(&pdev->dev, sizeof(*od), GFP_KERNEL); + if (!od) + return -ENOMEM; + + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); + if (!res) + return -EINVAL; + + od->base = devm_ioremap_resource(&pdev->dev, res); + if (IS_ERR(od->base)) + return PTR_ERR(od->base); + + ret = of_property_read_u32(np, "dma-channels", &nr_channels); + if (ret) { + dev_err(&pdev->dev, "can't get dma-channels.\n"); + return ret; + } + + ret = of_property_read_u32(np, "dma-requests", &nr_requests); + if (ret) { + dev_err(&pdev->dev, "can't get dma-requests.\n"); + return ret; + } + + dev_info(&pdev->dev, "dma-channels %d, dma-requests %d\n", + nr_channels, nr_requests); + + od->nr_pchans = nr_channels; + od->nr_vchans = nr_requests; + + pdev->dev.coherent_dma_mask = DMA_BIT_MASK(32); + + platform_set_drvdata(pdev, od); + spin_lock_init(&od->lock); + + dma_cap_set(DMA_MEMCPY, od->dma.cap_mask); + + od->dma.dev = &pdev->dev; + od->dma.device_free_chan_resources = owl_dma_free_chan_resources; + od->dma.device_tx_status = owl_dma_tx_status; + od->dma.device_issue_pending = owl_dma_issue_pending; + od->dma.device_prep_dma_memcpy = owl_dma_prep_memcpy; + od->dma.device_pause = owl_dma_pause; + od->dma.device_resume = owl_dma_resume; + od->dma.device_terminate_all = owl_dma_terminate_all; + od->dma.src_addr_widths = BIT(DMA_SLAVE_BUSWIDTH_4_BYTES); + od->dma.dst_addr_widths = BIT(DMA_SLAVE_BUSWIDTH_4_BYTES); + od->dma.directions = BIT(DMA_MEM_TO_MEM); + od->dma.residue_granularity = DMA_RESIDUE_GRANULARITY_BURST; + + INIT_LIST_HEAD(&od->dma.channels); + + od->clk = devm_clk_get(&pdev->dev, NULL); + if (IS_ERR(od->clk)) { + dev_err(&pdev->dev, "unable to get clock"); + return PTR_ERR(od->clk); + } + + /* + * Eventhough the DMA controller is capable of generating 4 + * IRQ's for DMA priority feature, we only use 1 IRQ for + * simplification. + */ + irq = platform_get_irq(pdev, 0); + ret = devm_request_irq(&pdev->dev, irq, owl_dma_interrupt, 0, + dev_name(&pdev->dev), od); + if (ret) { + dev_err(&pdev->dev, "unable to request IRQ\n"); + return ret; + } + + /* Init physical channel */ + od->pchans = devm_kcalloc(&pdev->dev, od->nr_pchans, + sizeof(struct owl_dma_pchan), GFP_KERNEL); + if (!od->pchans) + return -ENOMEM; + + for (i = 0; i < od->nr_pchans; i++) { + struct owl_dma_pchan *pchan = &od->pchans[i]; + + pchan->id = i; + pchan->base = od->base + OWL_DMA_CHAN_BASE(i); + } + + /* Init virtual channel */ + od->vchans = devm_kcalloc(&pdev->dev, od->nr_vchans, + sizeof(struct owl_dma_vchan), GFP_KERNEL); + if (!od->vchans) + return -ENOMEM; + + for (i = 0; i < od->nr_vchans; i++) { + struct owl_dma_vchan *vchan = &od->vchans[i]; + + vchan->vc.desc_free = owl_dma_desc_free; + vchan_init(&vchan->vc, &od->dma); + } + + /* Create a pool of consistent memory blocks for hardware descriptors */ + od->lli_pool = dma_pool_create(dev_name(od->dma.dev), od->dma.dev, + sizeof(struct owl_dma_lli), + __alignof__(struct owl_dma_lli), + 0); + if (!od->lli_pool) { + dev_err(&pdev->dev, "unable to allocate DMA descriptor pool\n"); + return -ENOMEM; + } + + clk_prepare_enable(od->clk); + + ret = dma_async_device_register(&od->dma); + if (ret) { + dev_err(&pdev->dev, "failed to register DMA engine device\n"); + goto err_pool_free; + } + + return 0; + +err_pool_free: + clk_disable_unprepare(od->clk); + dma_pool_destroy(od->lli_pool); + + return ret; +} + +static int owl_dma_remove(struct platform_device *pdev) +{ + struct owl_dma *od = platform_get_drvdata(pdev); + + of_dma_controller_free(pdev->dev.of_node); + dma_async_device_unregister(&od->dma); + + /* mask all interrupts for this execution environment */ + dma_writel(od, 0x0, OWL_DMA_IRQ_EN0); + owl_dma_free(od); + + clk_disable_unprepare(od->clk); + + return 0; +} + +static const struct of_device_id owl_dma_match[] = { + { .compatible = "actions,s900-dma", }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, owl_dma_match); + +static struct platform_driver owl_dma_driver = { + .probe = owl_dma_probe, + .remove = owl_dma_remove, + .driver = { + .name = "dma-owl", + .of_match_table = of_match_ptr(owl_dma_match), + }, +}; + +static int owl_dma_init(void) +{ + return platform_driver_register(&owl_dma_driver); +} +subsys_initcall(owl_dma_init); + +static void __exit owl_dma_exit(void) +{ + platform_driver_unregister(&owl_dma_driver); +} +module_exit(owl_dma_exit); + +MODULE_AUTHOR("David Liu "); +MODULE_AUTHOR("Manivannan Sadhasivam "); +MODULE_DESCRIPTION("Actions Semi Owl SoCs DMA driver"); +MODULE_LICENSE("GPL"); From patchwork Wed Jul 18 20:07:09 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 142300 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp945356ljj; Wed, 18 Jul 2018 13:09:28 -0700 (PDT) X-Google-Smtp-Source: AAOMgpduGQIC4oi9Km1vWob+3CJuqMz1NKTZPkw06Hxiz9zR2wZUruMiV6iEfpWIjx5I15A888Bk X-Received: by 2002:a17:902:7e06:: with SMTP id b6-v6mr7239063plm.230.1531944568335; Wed, 18 Jul 2018 13:09:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531944568; cv=none; d=google.com; s=arc-20160816; b=sDBXLm3cjEt5C+vCcPd9IaHyThR8PIWO8VbdwFG221FE+bBK++1kfluI6zrnNDM2PY NcVf0ugq5yYSyQNfIeaFeZ7WASPyXsE/rYazKIGxSJH7sadLsrexVjOFwvVnLVY1j0iI +l/dKAae+NmRvirSnU8knqTAZmWB+M3iKf4PMIhBE+3H332BoHfif/X0LOrVHObgmD19 lDUHIHZWgj2+dBWR3Dz+JrBxA+VABwrBr4FVkkndKbeCbvudawx/wFA6U3rJlrquFw7v dU7Eqs/g6oBRDi/uGxgiQ0+WrI5snb+/Dxsb0ymrIeL0NLqR4uFdQ3XPSz7CBkT/DFS6 xRBg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=9XCBM2Mf6bJcc29S16co+cre7gJ/l/YRUZIpdJycxoE=; b=kozbTtvYbqFVo0jPuugZgNWWYSbosHw6u6UAdM0G6Ts1k0mdKA24yfzwHs86ZM6JiZ qlA3LYsoCVXDP8qmZDQtOndaW72c7ls4iFNUwiPHqKZs4capzDjRzTs3Vzv4/V5InBux pCM7wea+wj36p4wzOomAYxl9JqJY5gkEwiGd3U6cqAqxKHzpnT7lcyVUiV5OPsm0pa0K B38Q9wHsu8SIwGKMYQTnBehos6aLeI84HgWuul2C59J1uVau0gTA4ns6HwX8Be7DVP+A /TagnRbeAlvNo2ahc9/Yt56cKSSUIN7jjxRtAq9eeKFBU4NTU6WQA22I771Yv5HmqNP9 moRA== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=MZMaawKR; spf=pass (google.com: best guess record for domain of dmaengine-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=dmaengine-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y11-v6si3716886pll.89.2018.07.18.13.09.28; Wed, 18 Jul 2018 13:09:28 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of dmaengine-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=MZMaawKR; spf=pass (google.com: best guess record for domain of dmaengine-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=dmaengine-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730248AbeGRUs4 (ORCPT + 3 others); Wed, 18 Jul 2018 16:48:56 -0400 Received: from mail-pg1-f193.google.com ([209.85.215.193]:45708 "EHLO mail-pg1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727131AbeGRUsz (ORCPT ); Wed, 18 Jul 2018 16:48:55 -0400 Received: by mail-pg1-f193.google.com with SMTP id f1-v6so2475471pgq.12 for ; Wed, 18 Jul 2018 13:09:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=Sj+k9ssGIvQGv/CdKo1gq55v2kvm3THWGqKkBDx14aI=; b=MZMaawKRFu+jcuqGYSzB65k9bLSbz2qG17JXlgci38r1YrpqgR4cvBZkFSpQO2qVPJ rcZT4yxeNRfN2LDqfcl85XHbaP+AL8S/6Av6PbAbMQszy5i8Xn90jSbjQ03tsPWBVtuq 1TD0We3A/0Fu9DOD8+B1wjX2R1CGvHyiFEmEE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=Sj+k9ssGIvQGv/CdKo1gq55v2kvm3THWGqKkBDx14aI=; b=b1g4QvzT/BEHEgmsu6DI3QKTFhdCwoUrPMNuv9mfl4z1UlAJCMYegbLNLaeBNko38e Pe8TwFoCI/YKNafOwOquc5NCwQgwnLodtLO6cQPu7Z9G2KiDGPI68RLKMsEzrGsTR2NG cgAJiVeFe2EBDxA51IZpCDYtlzdia3JCu/tGvf3GpUtjRnOURpj3M1vk3tSiUW5XADbe NYUrlycr93iUOQOJnXgcBdmixSL0irCjbJDmGp1GXocALeJBuolP55dGm8ROrf31xdtM Ywrc1B+fcrCIOydIBQqgwJM+pJL/7yvDJUjOMCkNdAstW4jqc2mF0lwIDdoMVk1I+1MO 2d9g== X-Gm-Message-State: AOUpUlEYDzDcvEyvA1oqvkSuBjyhQDICUelJNEKGdLHBElRLKZuz3XDO kJHgON09jY//eL+jdIaLIQOR X-Received: by 2002:a63:c50c:: with SMTP id f12-v6mr6954441pgd.88.1531944567049; Wed, 18 Jul 2018 13:09:27 -0700 (PDT) Received: from localhost.localdomain ([2409:4072:628d:5c0b:b467:58cc:4c91:39b3]) by smtp.gmail.com with ESMTPSA id c7-v6sm6924697pfh.25.2018.07.18.13.09.18 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 18 Jul 2018 13:09:26 -0700 (PDT) From: Manivannan Sadhasivam To: vkoul@kernel.org, dan.j.williams@intel.com, afaerber@suse.de, robh+dt@kernel.org Cc: dmaengine@vger.kernel.org, liuwei@actions-semi.com, 96boards@ucrobotics.com, devicetree@vger.kernel.org, daniel.thompson@linaro.org, amit.kucheria@linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, hzhang@ucrobotics.com, bdong@ucrobotics.com, manivannanece23@gmail.com, thomas.liau@actions-semi.com, jeff.chen@actions-semi.com, pn@denx.de, edgar.righi@lsitec.org.br, Manivannan Sadhasivam Subject: [PATCH 4/4] MAINTAINERS: Add entry for Actions Semi Owl SoCs DMA driver Date: Thu, 19 Jul 2018 01:37:09 +0530 Message-Id: <20180718200709.27102-5-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180718200709.27102-1-manivannan.sadhasivam@linaro.org> References: <20180718200709.27102-1-manivannan.sadhasivam@linaro.org> Sender: dmaengine-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: dmaengine@vger.kernel.org Add entry for Actions Semi Owl SoCs DMA driver under ARM/ACTIONS. Signed-off-by: Manivannan Sadhasivam --- MAINTAINERS | 2 ++ 1 file changed, 2 insertions(+) -- 2.17.1 -- To unsubscribe from this list: send the line "unsubscribe dmaengine" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/MAINTAINERS b/MAINTAINERS index 09b54e9ebc6f..56d9c7715c2a 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1145,12 +1145,14 @@ F: arch/arm/boot/dts/owl-* F: arch/arm64/boot/dts/actions/ F: drivers/clk/actions/ F: drivers/clocksource/owl-* +F: drivers/dma/owl-dma.c F: drivers/pinctrl/actions/* F: drivers/soc/actions/ F: include/dt-bindings/power/owl-* F: include/linux/soc/actions/ F: Documentation/devicetree/bindings/arm/actions.txt F: Documentation/devicetree/bindings/clock/actions,s900-cmu.txt +F: Documentation/devicetree/bindings/dma/owl-dma.txt F: Documentation/devicetree/bindings/pinctrl/actions,s900-pinctrl.txt F: Documentation/devicetree/bindings/power/actions,owl-sps.txt F: Documentation/devicetree/bindings/timer/actions,owl-timer.txt