From patchwork Wed Sep 8 22:11:18 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 507943 Delivered-To: patch@linaro.org Received: by 2002:a02:8629:0:0:0:0:0 with SMTP id e38csp993335jai; Wed, 8 Sep 2021 15:13:30 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwaNjp9ReJizmpuzaLLytlUIaY4nHManWQSn2yX9ouRELB/bUoCqsQb3AiFXx81XXqRBLpT X-Received: by 2002:a92:7f08:: with SMTP id a8mr330894ild.125.1631139210385; Wed, 08 Sep 2021 15:13:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1631139210; cv=none; d=google.com; s=arc-20160816; b=EpIdyv41SZoX/XES9lvob8vgVqC4mSHZg5F8nvNkpbpZEqZjopW2665CvqmB3ITYCo VOzg9FajvGVn++QC6G3Oe0Fy5KqsIa4TapEJhfCoTIRR+ysvKBCAfMRonnyatBW+VlNt 7qKCBz0DSnXOYV3cbbj09oDzkJR7b5gaPZxjauUhWQZXpUhT2y17uPcYjtsCPiK+4cEt vKAt/pbMG0tt4rzOQuWyKM0C75zDGTcupSjtdewobHJQZap8RympPmhuNz6rbBu5bgOQ q1VfOqOhK0kCrfHFXR/6GqcwBYo5eZWEERhOHMoU8vGhA/R2fjWlLljK6cSeDmoBP2vk cdPQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=5zW8ymdnwoRxgJDfYAsbf37kQ0O4knM0WphAGB0owGQ=; b=ODKb0ke9T0WI9yHsSyIQ+RrWtWbdfMV4+FDnOLUuQuw74l6sijQV0sOs1VNqKZ8lhN BOlwbVCD5n6DNLObFSrK6mRSiVYC61cY6kFOjt4qRi1711Vqry9wqz1y07Ixs9RV/XHS Z5KwyO27z8wIlVXwCrAn3xENqhl9z/Rooj33Ozpd23AwdveXVyAs/3EZllfE9e9L5jHA t5KgeHooF6vSohTP5phTbXjT/kzspjlcX022QdpUaploRTiPkstfhbLYLZOfC33dwqH1 mZri9IGv2rMBSYkCue5N9X8cLmQoBzM2i5eE5B4aTyEtmEqIPhuHeAN2f8/5bzunnalK glxQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=pHDpEIho; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h5si491027iol.44.2021.09.08.15.13.30; Wed, 08 Sep 2021 15:13:30 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=pHDpEIho; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230044AbhIHWOe (ORCPT + 6 others); Wed, 8 Sep 2021 18:14:34 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52372 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235333AbhIHWOc (ORCPT ); Wed, 8 Sep 2021 18:14:32 -0400 Received: from mail-lf1-x12c.google.com (mail-lf1-x12c.google.com [IPv6:2a00:1450:4864:20::12c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 18DCDC061757 for ; Wed, 8 Sep 2021 15:13:24 -0700 (PDT) Received: by mail-lf1-x12c.google.com with SMTP id l10so7836175lfg.4 for ; Wed, 08 Sep 2021 15:13:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=5zW8ymdnwoRxgJDfYAsbf37kQ0O4knM0WphAGB0owGQ=; b=pHDpEIhoTWdgz6pvptS3InaotYM1RiTcjS2x/gOXrbMcEoGiXbzcQVurRoDughiFNF krhDD2ioa9d1dyrcF+wjSPsugEDGxYWYiObQb2ZQ0UWFIG1muouJuS3nH1SAg0JSezhz d+VV6kJMS4Zko+lSGq5Jg/Hj0BPCzVURURmtt8M/AiUKuza3QBr3Nu17kBADxmjfY/3L OUp7foJixk9hWxp3HG3sUCNcmeLs5u7Kn1NyyNSEQd+aGTONyKRRoa8q7PJueOnJPMRk KoDDfuhKktzflwtn72/o+LdVD0gAftSw9q966IdrNiG4u7KkJyiYm5zLvTFnknSg+n0j bnmQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=5zW8ymdnwoRxgJDfYAsbf37kQ0O4knM0WphAGB0owGQ=; b=CxeYtrJOKNlBVylAet7JnhyN7peUIYfAq23jmxmhd9DgmcQ5nAckLZX7pHyPaLaq72 nT5jzhuBik/hwHoIyJUbpdlyJKvx/tP8pPKT0irHziIg3fW/pOZqni4BmhzfTMRNAfbD yFvk/IYcj2ANHnVrAzv8/+F168WtlHcOBLs2AATiBfsPa8Vk8cZ9VtPj7xlVohqfKXTp 07JP3R9Afbl1XwgpfyM3Ex19MhpGQ04pBD3O5wm6droEQgMSOxLDDbdDY2l+AAtGYeTp D4jaRrLpE4HR6xP07sWUvEaDVR0jdCVPb1VxddyKjPpdnPzz8UCt0IdoVwTeq+C+6keq CJKQ== X-Gm-Message-State: AOAM530RtWjqhnL+m7Wv7Z1NI7d/zJzzMBgoJcLdZix3Zymn7dEJI61r HfHJpXwylJJdG8KFndn/loRrKQ== X-Received: by 2002:a05:6512:6f:: with SMTP id i15mr238185lfo.20.1631139201858; Wed, 08 Sep 2021 15:13:21 -0700 (PDT) Received: from localhost.localdomain (c-fdcc225c.014-348-6c756e10.bbcust.telenor.se. [92.34.204.253]) by smtp.gmail.com with ESMTPSA id r5sm33267lfm.2.2021.09.08.15.13.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Sep 2021 15:13:21 -0700 (PDT) From: Linus Walleij To: netdev@vger.kernel.org, "David S . Miller" , Jakub Kicinski Cc: Linus Walleij , devicetree@vger.kernel.org Subject: [PATCH] dt-bindings: net: Add bindings for IXP4xx V.35 WAN HSS Date: Thu, 9 Sep 2021 00:11:18 +0200 Message-Id: <20210908221118.138045-1-linus.walleij@linaro.org> X-Mailer: git-send-email 2.31.1 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This adds device tree bindings for the IXP4xx V.35 WAN high speed serial (HSS) link. An example is added to the NPE example where the HSS appears as a child. Cc: devicetree@vger.kernel.org Signed-off-by: Linus Walleij --- Currently only adding these bindings so we can describe the hardware in device trees. --- ...ntel,ixp4xx-network-processing-engine.yaml | 26 ++++ .../bindings/net/intel,ixp4xx-hss.yaml | 129 ++++++++++++++++++ 2 files changed, 155 insertions(+) create mode 100644 Documentation/devicetree/bindings/net/intel,ixp4xx-hss.yaml -- 2.31.1 diff --git a/Documentation/devicetree/bindings/firmware/intel,ixp4xx-network-processing-engine.yaml b/Documentation/devicetree/bindings/firmware/intel,ixp4xx-network-processing-engine.yaml index c435c9f369a4..179e5dea32b0 100644 --- a/Documentation/devicetree/bindings/firmware/intel,ixp4xx-network-processing-engine.yaml +++ b/Documentation/devicetree/bindings/firmware/intel,ixp4xx-network-processing-engine.yaml @@ -45,9 +45,35 @@ additionalProperties: false examples: - | + #include + npe: npe@c8006000 { compatible = "intel,ixp4xx-network-processing-engine"; reg = <0xc8006000 0x1000>, <0xc8007000 0x1000>, <0xc8008000 0x1000>; + #address-cells = <1>; + #size-cells = <0>; + + hss@0 { + compatible = "intel,ixp4xx-hss"; + reg = <0>; + intel,npe-handle = <&npe 0>; + queue-chl-rxtrig = <&qmgr 12>; + queue-pkt-rx = <&qmgr 13>; + queue-pkt-tx0 = <&qmgr 14>; + queue-pkt-tx1 = <&qmgr 15>; + queue-pkt-tx2 = <&qmgr 16>; + queue-pkt-tx3 = <&qmgr 17>; + queue-pkt-rxfree0 = <&qmgr 18>; + queue-pkt-rxfree1 = <&qmgr 19>; + queue-pkt-rxfree2 = <&qmgr 20>; + queue-pkt-rxfree3 = <&qmgr 21>; + queue-pkt-txdone = <&qmgr 22>; + cts-gpios = <&gpio0 10 GPIO_ACTIVE_LOW>; + rts-gpios = <&gpio0 14 GPIO_ACTIVE_LOW>; + dcd-gpios = <&gpio0 6 GPIO_ACTIVE_LOW>; + dtr-gpios = <&gpio_74 2 GPIO_ACTIVE_LOW>; + clk-internal-gpios = <&gpio_74 0 GPIO_ACTIVE_HIGH>; + }; crypto { compatible = "intel,ixp4xx-crypto"; diff --git a/Documentation/devicetree/bindings/net/intel,ixp4xx-hss.yaml b/Documentation/devicetree/bindings/net/intel,ixp4xx-hss.yaml new file mode 100644 index 000000000000..a5a9a14a1242 --- /dev/null +++ b/Documentation/devicetree/bindings/net/intel,ixp4xx-hss.yaml @@ -0,0 +1,129 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +# Copyright 2021 Linaro Ltd. +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/net/intel,ixp4xx-hss.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: Intel IXP4xx V.35 WAN High Speed Serial Link (HSS) + +maintainers: + - Linus Walleij + +description: | + The Intel IXP4xx HSS makes use of the IXP4xx NPE (Network + Processing Engine) and the IXP4xx Queue Manager to process + V.35 Wideband Modem (WAN) links. + +properties: + compatible: + const: intel,ixp4xx-hss + + reg: + maxItems: 1 + description: The HSS instance + + intel,npe-handle: + $ref: '/schemas/types.yaml#/definitions/phandle-array' + maxItems: 1 + description: phandle to the NPE this HSS instance is using + and the instance to use in the second cell + + queue-chl-rxtrig: + $ref: '/schemas/types.yaml#/definitions/phandle-array' + maxItems: 1 + description: phandle to the RX trigger queue on the NPE + + queue-pkt-rx: + $ref: '/schemas/types.yaml#/definitions/phandle-array' + maxItems: 1 + description: phandle to the packet RX queue on the NPE + + queue-pkt-tx0: + $ref: '/schemas/types.yaml#/definitions/phandle-array' + maxItems: 1 + description: phandle to the packet TX0 queue on the NPE + + queue-pkt-tx1: + $ref: '/schemas/types.yaml#/definitions/phandle-array' + maxItems: 1 + description: phandle to the packet TX1 queue on the NPE + + queue-pkt-tx2: + $ref: '/schemas/types.yaml#/definitions/phandle-array' + maxItems: 1 + description: phandle to the packet TX2 queue on the NPE + + queue-pkt-tx3: + $ref: '/schemas/types.yaml#/definitions/phandle-array' + maxItems: 1 + description: phandle to the packet TX3 queue on the NPE + + queue-pkt-rxfree0: + $ref: '/schemas/types.yaml#/definitions/phandle-array' + maxItems: 1 + description: phandle to the packet RXFREE0 queue on the NPE + + queue-pkt-rxfree1: + $ref: '/schemas/types.yaml#/definitions/phandle-array' + maxItems: 1 + description: phandle to the packet RXFREE1 queue on the NPE + + queue-pkt-rxfree2: + $ref: '/schemas/types.yaml#/definitions/phandle-array' + maxItems: 1 + description: phandle to the packet RXFREE2 queue on the NPE + + queue-pkt-rxfree3: + $ref: '/schemas/types.yaml#/definitions/phandle-array' + maxItems: 1 + description: phandle to the packet RXFREE3 queue on the NPE + + queue-pkt-txdone: + $ref: '/schemas/types.yaml#/definitions/phandle-array' + maxItems: 1 + description: phandle to the packet TXDONE queue on the NPE + + cts-gpios: + maxItems: 1 + description: Clear To Send (CTS) GPIO line + + rts-gpios: + maxItems: 1 + description: Ready To Send (RTS) GPIO line + + dcd-gpios: + maxItems: 1 + description: Data Carrier Detect (DCD) GPIO line + + dtr-gpios: + maxItems: 1 + description: Data Terminal Ready (DTR) GPIO line + + clk-internal-gpios: + maxItems: 1 + description: Clock internal GPIO line, driving this high will make the HSS + use internal clocking as opposed to external clocking + +required: + - compatible + - reg + - intel,npe-handle + - queue-chl-rxtrig + - queue-pkt-rx + - queue-pkt-tx0 + - queue-pkt-tx1 + - queue-pkt-tx2 + - queue-pkt-tx3 + - queue-pkt-rxfree0 + - queue-pkt-rxfree1 + - queue-pkt-rxfree2 + - queue-pkt-rxfree3 + - queue-pkt-txdone + - cts-gpios + - rts-gpios + - dcd-gpios + - dtr-gpios + - clk-internal-gpios + +additionalProperties: false