From patchwork Tue Oct 23 19:06:51 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 149466 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp1080919ljp; Tue, 23 Oct 2018 12:07:22 -0700 (PDT) X-Google-Smtp-Source: ACcGV63z+bwVbbxpykEk9L8Xs6VX3PB4mJzRFSliWRW17aOYxTe1EqYjkSo9kGBSycrBVKigPYMA X-Received: by 2002:a17:902:b206:: with SMTP id t6-v6mr50896004plr.228.1540321642106; Tue, 23 Oct 2018 12:07:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1540321642; cv=none; d=google.com; s=arc-20160816; b=s4sJHEoEIyVDupR2hb4L1McgX7ZMDGHRogBEUSB8IaxoJIIv76VpO9HtO15OJxQc0c xKxwlL9aK0q+ZjCr8WQzPccYtgAPj1yim1+/ei15m3kpshbJi0Xn59WNWTtRmg69Hjd8 0IgvV4Fanhx6jchuXs6yg2p7AY5TCDnNYC68EFCcM7zFY78Vv68cLuouP3ocHpwjoZhT 6nahvHnHfz9wyVDpYZjyv6iAB+BiA737u314dPknCec3n9MB0LlbSTHRea3aYwmwu4tk B8JGhV7OOHgOuNjPeysvMEh4LgTNOSKaD8FS8cyFZ8H6nqldR8ELzkxRHPN2v8DiSAyu ALrg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=dM5n3AfaOF7ndZCp2d7aOJs0/BKCgH5twTcGD2xF2B8=; b=tG7pnUqSXjRzq27YQ1N0JRkIw8LhktiRtq00EB2bfqBLDKXcwXL0KubPvSXoYC1jbU bvLaGKmssRnvUazWXM0ZnMWFLx/UDeAFCc8VDQsERjvtNs3i7rlEVhOSwxn4UlEL4yYW DJAYahmMmFjm/sPndVSvrBByVxNcTzbVyPpMnYDL12DvdaMyHtB+p4TP5JkAvT8AUxd1 lD+t6o/11DOz+2VWbv7tn5BGHX/VcKgZUa/F+Kqzj1/e7Q19Bt5NYVUgL05SdNWw/mct eMeYVK3nNoqzW/48c0Vfqxpss7Ago/is6PPuJwjHB1e0TOewDzhLJ+Z2nSGbteFx6ZKz 8CrQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=C6lxIww7; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a15-v6si1981044pfn.248.2018.10.23.12.07.21; Tue, 23 Oct 2018 12:07:22 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=C6lxIww7; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728856AbeJXDcA (ORCPT + 32 others); Tue, 23 Oct 2018 23:32:00 -0400 Received: from mail-pg1-f196.google.com ([209.85.215.196]:41166 "EHLO mail-pg1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728426AbeJXDb7 (ORCPT ); Tue, 23 Oct 2018 23:31:59 -0400 Received: by mail-pg1-f196.google.com with SMTP id 23-v6so1092756pgc.8 for ; Tue, 23 Oct 2018 12:07:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=dM5n3AfaOF7ndZCp2d7aOJs0/BKCgH5twTcGD2xF2B8=; b=C6lxIww7QnkYoipUdnNucUUmZRiyLif9qnOaWtSC5GWsuDAscHjY0vZNKm6ikmYYRW Abr73puaNmDE2rXe3v9asCD2zkFkFBLxSSku0Ks+vJWQifxsDNaC8vnime5ZPUzGfpdJ bMeMyi0uwTQCCUvyD1itU+rlowYekJ+Dkf8Ao= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=dM5n3AfaOF7ndZCp2d7aOJs0/BKCgH5twTcGD2xF2B8=; b=rGDIQZsl/wDeN+Mcmu2F7c3pDlV8f7VBS9NfQeeEJF6U4fQXic0AtZgR6KxkOVlyvo AVVM7Xkuo8HkOziBwsKz/31Y0MHVYnKmzl7vuK8BlArdZMDr9gl7EEc8twqt27W6pfgS 6RRh7dnJYdyCy+2Z+TpCarbtKJCcRXxMiL2lZQWAjw9qvkDk9s6u9ffRCdI+PE9Nc5mT ZukvSrqOJc5GEHaT2TjzlPVp9wlhkvzcB03+SGVCob9u+Otg5A3NIosaBLBnaDOnr+mz iel3CYQDQdWpMiXK/GciFee1L2CihSVEkH2mwcgfr4VNPQRk8ezMJqOa+fhU2eCMxbX+ N3aQ== X-Gm-Message-State: AGRZ1gKkPlri88xZxt875frdmCvgDBqitczwxa8Umgus4jwD0xSVVzom LrE+7/A6BgneA5mQFZLwJIJD X-Received: by 2002:a63:f844:: with SMTP id v4mr1860975pgj.82.1540321639000; Tue, 23 Oct 2018 12:07:19 -0700 (PDT) Received: from localhost.localdomain ([2405:204:744c:7bc5:17c:5f65:76c4:d542]) by smtp.gmail.com with ESMTPSA id v189-v6sm4897075pfb.54.2018.10.23.12.07.15 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 23 Oct 2018 12:07:18 -0700 (PDT) From: Manivannan Sadhasivam To: xuwei5@hisilicon.com, linus.walleij@linaro.org, robh+dt@kernel.org Cc: linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, amit.kucheria@linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Manivannan Sadhasivam Subject: [PATCH 1/5] arm64: dts: hisilicon: Add Pinctrl support for HiKey970 board Date: Wed, 24 Oct 2018 00:36:51 +0530 Message-Id: <20181023190655.12004-2-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181023190655.12004-1-manivannan.sadhasivam@linaro.org> References: <20181023190655.12004-1-manivannan.sadhasivam@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add pinctrl support based on "pinctrl-single" driver for HiKey970 development board from HiSilicon. Signed-off-by: Manivannan Sadhasivam --- .../boot/dts/hisilicon/hikey970-pinctrl.dtsi | 87 +++++++++++++++++++ 1 file changed, 87 insertions(+) create mode 100644 arch/arm64/boot/dts/hisilicon/hikey970-pinctrl.dtsi -- 2.17.1 diff --git a/arch/arm64/boot/dts/hisilicon/hikey970-pinctrl.dtsi b/arch/arm64/boot/dts/hisilicon/hikey970-pinctrl.dtsi new file mode 100644 index 000000000000..64fb9a3bd707 --- /dev/null +++ b/arch/arm64/boot/dts/hisilicon/hikey970-pinctrl.dtsi @@ -0,0 +1,87 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Pinctrl dts file for HiSilicon HiKey970 development board + */ + +#include + +/ { + soc { + range: gpio-range { + #pinctrl-single,gpio-range-cells = <3>; + }; + + pmx0: pinmux@e896c000 { + compatible = "pinctrl-single"; + reg = <0x0 0xe896c000 0x0 0x72c>; + #pinctrl-cells = <1>; + #gpio-range-cells = <0x3>; + pinctrl-single,register-width = <0x20>; + pinctrl-single,function-mask = <0x7>; + /* pin base, nr pins & gpio function */ + pinctrl-single,gpio-range = <&range 0 82 0>; + }; + + pmx2: pinmux@e896c800 { + compatible = "pinconf-single"; + reg = <0x0 0xe896c800 0x0 0x72c>; + #pinctrl-cells = <1>; + pinctrl-single,register-width = <0x20>; + }; + + pmx5: pinmux@fc182000 { + compatible = "pinctrl-single"; + reg = <0x0 0xfc182000 0x0 0x028>; + #gpio-range-cells = <3>; + #pinctrl-cells = <1>; + pinctrl-single,register-width = <0x20>; + pinctrl-single,function-mask = <0x7>; + /* pin base, nr pins & gpio function */ + pinctrl-single,gpio-range = <&range 0 10 0>; + + }; + + pmx6: pinmux@fc182800 { + compatible = "pinconf-single"; + reg = <0x0 0xfc182800 0x0 0x028>; + #pinctrl-cells = <1>; + pinctrl-single,register-width = <0x20>; + }; + + pmx7: pinmux@ff37e000 { + compatible = "pinctrl-single"; + reg = <0x0 0xff37e000 0x0 0x030>; + #gpio-range-cells = <3>; + #pinctrl-cells = <1>; + pinctrl-single,register-width = <0x20>; + pinctrl-single,function-mask = <7>; + /* pin base, nr pins & gpio function */ + pinctrl-single,gpio-range = <&range 0 12 0>; + }; + + pmx8: pinmux@ff37e800 { + compatible = "pinconf-single"; + reg = <0x0 0xff37e800 0x0 0x030>; + #pinctrl-cells = <1>; + pinctrl-single,register-width = <0x20>; + }; + + pmx1: pinmux@fff11000 { + compatible = "pinctrl-single"; + reg = <0x0 0xfff11000 0x0 0x73c>; + #gpio-range-cells = <0x3>; + #pinctrl-cells = <1>; + pinctrl-single,register-width = <0x20>; + pinctrl-single,function-mask = <0x7>; + /* pin base, nr pins & gpio function */ + pinctrl-single,gpio-range = <&range 0 46 0>; + }; + + pmx16: pinmux@fff11800 { + compatible = "pinconf-single"; + reg = <0x0 0xfff11800 0x0 0x73c>; + #pinctrl-cells = <1>; + pinctrl-single,register-width = <0x20>; + }; + }; +}; From patchwork Tue Oct 23 19:06:52 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 149467 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp1081029ljp; Tue, 23 Oct 2018 12:07:28 -0700 (PDT) X-Google-Smtp-Source: AJdET5dEhtnLgGxfvzowVMgw9kZu1itfGZxb+p262wgBLykrqly/Xl2N5QX01VDkb3Q90qceX4la X-Received: by 2002:a17:902:66e5:: with SMTP id e92-v6mr4003199plk.92.1540321647780; Tue, 23 Oct 2018 12:07:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1540321647; cv=none; d=google.com; s=arc-20160816; b=AF/5ZXhIgYw5T3m/VLWkDi9sQE/t6edBtKJpYW1KK6RxpQqzwZzd52JhcTBOjLb7+x mFESNeUeN/JZ5PDAaEnEAHDFNdCQYWyB3ql6U79pVgLYW7J8Lk98ppJLejbmSZ72/Em9 YZqwtST7VH1gxD+S2FzOcpewrPSaASxKJg87dREpxr0RNcfxKza/f77plSoEPHydGVay xgE27iDO/RiFmKW59akpvABbe0OOemuJkASXBj0XAStIMjbZO6UHHP6X14mAkQbekGOo 9ZrA7ZinTc2K8nyCstpO47PAEO0P7SaAjHFGgnpbRVy4UMPfjagnfCbsiDljRmhacHOZ KCMg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=lKH0jwLiRVlENS6aRB/Oj5rNouOei52a1v6Xef+RhcM=; b=X1POp3TJ05DFvSF+/RfbhhyO/ALYnxSpJBghf97SA8E/wztuiUMq0xwcjveF/9wMKi xt1LDmfgti7cWPoTavjWx9nuDx03GUKEE/cqwhpA0wYXupGEW6bif1vTzuHJ0pkqhUam H3J4PGsomeHJIOpO4nV8e9QTpx3oCn5toLhB0tjutGwy2EJF9teKpIJ78d6C3AjGRMs7 yDwQSoF7GxrKhNQT6MPY6on92jjWwf9hhCaqbI2FxsHn757x5/JsyVSJjUA8Wopb+NTT j9GCte0M8u+yG8WSmE0/rd2At8M8gNZwIPXaYh3EdEAj/ub7db9UjcGJNWrp+xMul6Bq Vh6g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=OBLv7cFt; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id go1si2030863plb.242.2018.10.23.12.07.27; Tue, 23 Oct 2018 12:07:27 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=OBLv7cFt; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728913AbeJXDcG (ORCPT + 32 others); Tue, 23 Oct 2018 23:32:06 -0400 Received: from mail-pl1-f196.google.com ([209.85.214.196]:46265 "EHLO mail-pl1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728803AbeJXDcG (ORCPT ); Tue, 23 Oct 2018 23:32:06 -0400 Received: by mail-pl1-f196.google.com with SMTP id bb7-v6so1048097plb.13 for ; Tue, 23 Oct 2018 12:07:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=lKH0jwLiRVlENS6aRB/Oj5rNouOei52a1v6Xef+RhcM=; b=OBLv7cFtZmJOXgUiL7Gn/PgIZwxZaXD9KClD22BMJX4YU+xs1rkm3B+8r4X39mMHLV L0NOBfjx+jA6tBYV6RnuFvLnBOAhWZs07EUwU5t9GrR7JiLlQmwk6c37Aml7GEHloFOg ncbudJXmoI4hia9ShtGc67fZ42L2tKQOjvjVM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=lKH0jwLiRVlENS6aRB/Oj5rNouOei52a1v6Xef+RhcM=; b=owUpldYzFxiQ0mYUi2sIIj1gpXzZO4U0wPwmWaGIoTx8/qfKzoz1UFNqdqNNnllkq+ Odtl5LqTDo5PZ4iByaR2DIZ4BQ+Lzyy1m51t+vCens5lYVftN3oAJZLfL5cNbQjXqKh1 8pBS1IScg2x252AFuZY050VMKu0Ga4IDwD0pett2Qq8AIs8LKmg+9F8+FlADhQLGltwQ KI9Sbb+qnyRCfSzNZZSlDwQrI1l3jRpoLN4VoFo/gPGlL53FbsOqdPqp0687J3ybqLLm tk4QfgBG1lbLwvJAVKSS8AZyT/qK8U3ZiAQoQAw2rTjulVYzspUyZLgq2piAW9P+O3/J 38tg== X-Gm-Message-State: ABuFfoiXJHf5YRJCjNTxsRxNIPrnsG05WuTUBEUBf7zbnPJoDHb1Inp+ tphUJODXS1QGIIzymGnuSYXW X-Received: by 2002:a17:902:7408:: with SMTP id g8-v6mr18724847pll.168.1540321644866; Tue, 23 Oct 2018 12:07:24 -0700 (PDT) Received: from localhost.localdomain ([2405:204:744c:7bc5:17c:5f65:76c4:d542]) by smtp.gmail.com with ESMTPSA id v189-v6sm4897075pfb.54.2018.10.23.12.07.19 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 23 Oct 2018 12:07:24 -0700 (PDT) From: Manivannan Sadhasivam To: xuwei5@hisilicon.com, linus.walleij@linaro.org, robh+dt@kernel.org Cc: linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, amit.kucheria@linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Manivannan Sadhasivam Subject: [PATCH 2/5] arm64: dts: hisilicon: hi3760: Add GPIO controller support Date: Wed, 24 Oct 2018 00:36:52 +0530 Message-Id: <20181023190655.12004-3-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181023190655.12004-1-manivannan.sadhasivam@linaro.org> References: <20181023190655.12004-1-manivannan.sadhasivam@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add GPIO controller support for HiSilicon HI3670 SoC based on ARM Primecell PL061 GPIO controller. Signed-off-by: Manivannan Sadhasivam --- .../boot/dts/hisilicon/hi3670-hikey970.dts | 1 + arch/arm64/boot/dts/hisilicon/hi3670.dtsi | 379 ++++++++++++++++++ 2 files changed, 380 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/hisilicon/hi3670-hikey970.dts b/arch/arm64/boot/dts/hisilicon/hi3670-hikey970.dts index 4f5118642024..8fdc1dfcb06c 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3670-hikey970.dts +++ b/arch/arm64/boot/dts/hisilicon/hi3670-hikey970.dts @@ -10,6 +10,7 @@ /dts-v1/; #include "hi3670.dtsi" +#include "hikey970-pinctrl.dtsi" / { model = "HiKey970"; diff --git a/arch/arm64/boot/dts/hisilicon/hi3670.dtsi b/arch/arm64/boot/dts/hisilicon/hi3670.dtsi index 34a2f0dbc6f7..b99f5e0fe577 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3670.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi3670.dtsi @@ -196,5 +196,384 @@ clock-names = "uartclk", "apb_pclk"; status = "disabled"; }; + + gpio0: gpio@e8a0b000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a0b000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx0 1 0 1 &pmx0 3 1 5>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO0>; + clock-names = "apb_pclk"; + }; + + gpio1: gpio@e8a0c000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a0c000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO1>; + clock-names = "apb_pclk"; + }; + + gpio2: gpio@e8a0d000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a0d000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx0 1 6 7>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO2>; + clock-names = "apb_pclk"; + }; + + gpio3: gpio@e8a0e000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a0e000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx0 0 13 4 &pmx0 7 17 1>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO3>; + clock-names = "apb_pclk"; + }; + + gpio4: gpio@e8a0f000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a0f000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx0 0 18 8>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO4>; + clock-names = "apb_pclk"; + }; + + gpio5: gpio@e8a10000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a10000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx0 0 26 8>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO5>; + clock-names = "apb_pclk"; + }; + + gpio6: gpio@e8a11000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a11000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx0 1 34 7>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO6>; + clock-names = "apb_pclk"; + }; + + gpio7: gpio@e8a12000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a12000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx0 0 41 8>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO7>; + clock-names = "apb_pclk"; + }; + + gpio8: gpio@e8a13000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a13000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx0 0 49 8>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO8>; + clock-names = "apb_pclk"; + }; + + gpio9: gpio@e8a14000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a14000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx0 0 57 8>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO9>; + clock-names = "apb_pclk"; + }; + + gpio10: gpio@e8a15000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a15000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx0 0 65 8>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO10>; + clock-names = "apb_pclk"; + }; + + gpio11: gpio@e8a16000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a16000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx0 0 73 8>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO11>; + clock-names = "apb_pclk"; + }; + + gpio12: gpio@e8a17000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a17000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx0 0 81 1>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO12>; + clock-names = "apb_pclk"; + }; + + gpio13: gpio@e8a18000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a18000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO13>; + clock-names = "apb_pclk"; + }; + + gpio14: gpio@e8a19000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a19000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO14>; + clock-names = "apb_pclk"; + }; + + gpio15: gpio@e8a1a000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a1a000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO15>; + clock-names = "apb_pclk"; + }; + + gpio16: gpio@e8a1b000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a1b000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx5 0 0 8>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO16>; + clock-names = "apb_pclk"; + }; + + gpio17: gpio@e8a1c000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a1c000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx5 0 8 2>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO17>; + clock-names = "apb_pclk"; + }; + + gpio18: gpio@fff28000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xfff28000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx1 4 42 4>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&sctrl HI3670_PCLK_GPIO18>; + clock-names = "apb_pclk"; + }; + + gpio19: gpio@fff29000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xfff29000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx1 0 61 2>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&sctrl HI3670_PCLK_GPIO19>; + clock-names = "apb_pclk"; + }; + + gpio20: gpio@e8a1f000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a1f000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx7 0 0 8>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO20>; + clock-names = "apb_pclk"; + }; + + gpio21: gpio@e8a20000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xe8a20000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx7 0 8 4>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&crg_ctrl HI3670_PCLK_GPIO21>; + clock-names = "apb_pclk"; + }; + + gpio22: gpio@fff0b000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xfff0b000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + /* GPIO176 */ + gpio-ranges = <&pmx1 2 0 6>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&sctrl HI3670_PCLK_AO_GPIO0>; + clock-names = "apb_pclk"; + }; + + gpio23: gpio@fff0c000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xfff0c000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + /* GPIO184 */ + gpio-ranges = <&pmx1 0 6 8>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&sctrl HI3670_PCLK_AO_GPIO1>; + clock-names = "apb_pclk"; + }; + + gpio24: gpio@fff0d000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xfff0d000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + /* GPIO192 */ + gpio-ranges = <&pmx1 0 14 8>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&sctrl HI3670_PCLK_AO_GPIO2>; + clock-names = "apb_pclk"; + }; + + gpio25: gpio@fff0e000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xfff0e000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + /* GPIO200 */ + gpio-ranges = <&pmx1 0 22 8>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&sctrl HI3670_PCLK_AO_GPIO3>; + clock-names = "apb_pclk"; + }; + + gpio26: gpio@fff0f000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xfff0f000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + /* GPIO208 */ + gpio-ranges = <&pmx1 0 30 1>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&sctrl HI3670_PCLK_AO_GPIO4>; + clock-names = "apb_pclk"; + }; + + gpio27: gpio@fff10000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xfff10000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + /* GPIO216 */ + gpio-ranges = <&pmx1 4 31 4>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&sctrl HI3670_PCLK_AO_GPIO5>; + clock-names = "apb_pclk"; + }; + + gpio28: gpio@fff1d000 { + compatible = "arm,pl061", "arm,primecell"; + reg = <0x0 0xfff1d000 0x0 0x1000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pmx1 1 35 7>; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&sctrl HI3670_PCLK_AO_GPIO6>; + clock-names = "apb_pclk"; + }; }; }; From patchwork Tue Oct 23 19:06:54 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 149469 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp1081273ljp; Tue, 23 Oct 2018 12:07:39 -0700 (PDT) X-Google-Smtp-Source: ACcGV62y/LYHw2xVyuAqRthi8xuBwqe5B5LW5ENVLPLnnpJu1Z2jjQNEuEsTfwIJYe+C37w387W7 X-Received: by 2002:a65:664e:: with SMTP id z14-v6mr46341340pgv.347.1540321659211; Tue, 23 Oct 2018 12:07:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1540321659; cv=none; d=google.com; s=arc-20160816; b=H5+nLQJswCbhHAen3wzsDtrbc5aeLma4yhcdQKR/ScLNxMk0ngYcHApfdXyoHzXHKH dcoL2MUa21lR4AxROJ7mKRdwStsVtGgGy4VvDdVzMtF09/393C5FrE8fialkHOK/8s+N 2qmEuPnB8oknm98F95uzMo4GxaCaOJLR0eXYV+lznGqAH3t7to1lEO35TwMdmBluGKoS YWors7Ta4ieNvgGDKMYgkT8bJSrro+y07i0qWdHi2GMhSq6EVkD//SPPHppIscRwDo29 590UNDmw4jvZEdGk1mk+4IEc2JJg+Zkgh6UpsyuUozhBEvkQ1QltH0sZG7KGITDPXU8l zV2A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=YvdLCjfcxNQPFXjmHk/hA4deTnj67ZOPaaX9raZnvIs=; b=WMNEkAYRg4bgaLduAb8VCWgfyXn5Ip5UZNotUOk/sibTOVfdYP3/v/tLsbPCnBLKD6 NP0la4h8pWPt+v4/x29jP+IbYiR0h4i/7F/Ez2bNxR0XoWmoh8TCPtU61NkA1+ZBOIoV Pxh/YJ7pZxg20rCdXoC/8dV9ItnQfXwJfaoRCnO7hIOYkPYqdvlW0nVo9FAdJd7gFTpN 4kDRFVf01o6GyDS1TokoxIc0zvz24rZf4DXe/FMOz6Yye0UFtEymOs5ptgcVQQFNir4n Dgpd64DUpQP4qwOQUS0K7i3RikYykFXJxU242xqZrT8//xt+rFvsMSnB2sp7ZIQarOSt jeAQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Y4uPFj9i; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c4-v6si2107012pgn.309.2018.10.23.12.07.38; Tue, 23 Oct 2018 12:07:39 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Y4uPFj9i; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728975AbeJXDcR (ORCPT + 32 others); Tue, 23 Oct 2018 23:32:17 -0400 Received: from mail-pl1-f196.google.com ([209.85.214.196]:43928 "EHLO mail-pl1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728914AbeJXDcQ (ORCPT ); Tue, 23 Oct 2018 23:32:16 -0400 Received: by mail-pl1-f196.google.com with SMTP id 30-v6so1056223plb.10 for ; Tue, 23 Oct 2018 12:07:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=YvdLCjfcxNQPFXjmHk/hA4deTnj67ZOPaaX9raZnvIs=; b=Y4uPFj9iAo++m+2LHJuondSEk/5glnNJy8e7JJIxpMv+blxrDhNQWc1Q/eebV2Zktw PnzWDnIhDkMXdMhBSOt0oQHumPbUYNj2psGM6VU/jKuQEZ3CAzsDoma/keR4YPGEHYPh T3PsuFVP9rTrUZyp8uVjSGZH9Oldyd0v0ldsA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=YvdLCjfcxNQPFXjmHk/hA4deTnj67ZOPaaX9raZnvIs=; b=CSB5NwERBv280/BVLhAeVWKx1XqIXr8/kk4oaxEcoos/0uILDkt/vQenLNG3nS2HaL BadYZF2TwCfcQSxTTIFyfT8nIPC/lw+xM7Ao0CLAaJWZHU04NbHHLaaLaltR7cp/0vf0 0oX+aP++qf4hZA1dboZ1Iwq24JugaIyFE/FInXD9kdrjQJlSpFHWuSYjEmvBAduECsDf 5Sdy9Q3LWQYiUR3XPzZuBoTyyLg/hd2il6ttIG5XT2NBGLfNOYTekiFj+Q6YK6r1q4h8 Iq79Ww5/cUxRonN6cdgMPOJGKCLZ4XZuyNsTQbxs+ctBQERqvoysHtYdM2fhkvg+LyJ9 IvCg== X-Gm-Message-State: ABuFfohOw/oOrbBeK6R38WkPuxfbC6ZIQvpg2ETZSQEVMC99S0jFX8UN 5AVm4KglgAizyacmygeMEZai X-Received: by 2002:a17:902:b198:: with SMTP id s24-v6mr47452527plr.70.1540321655912; Tue, 23 Oct 2018 12:07:35 -0700 (PDT) Received: from localhost.localdomain ([2405:204:744c:7bc5:17c:5f65:76c4:d542]) by smtp.gmail.com with ESMTPSA id v189-v6sm4897075pfb.54.2018.10.23.12.07.30 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 23 Oct 2018 12:07:35 -0700 (PDT) From: Manivannan Sadhasivam To: xuwei5@hisilicon.com, linus.walleij@linaro.org, robh+dt@kernel.org Cc: linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, amit.kucheria@linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Manivannan Sadhasivam Subject: [PATCH 4/5] arm64: boot: dts: hisilicon: hikey970: Enable on-board UARTs Date: Wed, 24 Oct 2018 00:36:54 +0530 Message-Id: <20181023190655.12004-5-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181023190655.12004-1-manivannan.sadhasivam@linaro.org> References: <20181023190655.12004-1-manivannan.sadhasivam@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Enable on-board UARTs on HiSilicon HiKey970 board. Signed-off-by: Manivannan Sadhasivam --- .../boot/dts/hisilicon/hi3670-hikey970.dts | 20 +++++++++++++++++++ 1 file changed, 20 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/hisilicon/hi3670-hikey970.dts b/arch/arm64/boot/dts/hisilicon/hi3670-hikey970.dts index 8fdc1dfcb06c..fc851a3177e7 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3670-hikey970.dts +++ b/arch/arm64/boot/dts/hisilicon/hi3670-hikey970.dts @@ -17,6 +17,12 @@ compatible = "hisilicon,hi3670-hikey970", "hisilicon,hi3670"; aliases { + serial0 = &uart0; + serial1 = &uart1; + serial2 = &uart2; + serial3 = &uart3; + serial4 = &uart4; + serial5 = &uart5; serial6 = &uart6; /* console UART */ }; @@ -31,6 +37,20 @@ }; }; +&uart0 { + /* On High speed expansion header */ + label = "HS-UART0"; + status = "okay"; +}; + +&uart2 { + /* On Low speed expansion header */ + label = "LS-UART0"; + status = "okay"; +}; + &uart6 { + /* On Low speed expansion header */ + label = "LS-UART1"; status = "okay"; };