From patchwork Thu Nov 8 07:04:48 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shawn Guo X-Patchwork-Id: 150480 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp485936ljp; Wed, 7 Nov 2018 23:05:28 -0800 (PST) X-Google-Smtp-Source: AJdET5d6r+ocoX7Dpxr4yJekWNAAKZrY7mBzC/QYF72N+im/zKmB0DT25bnBvCKqSk0ch6fSWkV5 X-Received: by 2002:a17:902:7a2:: with SMTP id 31-v6mr3346755plj.277.1541660728352; Wed, 07 Nov 2018 23:05:28 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1541660728; cv=none; d=google.com; s=arc-20160816; b=cjZHp3tl5Je+qyGbH+cfn1WYohbwH0ZcSmml1wY+jdW9Kj35Rbv8IwZ+sLQuZ6BhHj uGNRxLWxxhNbVOd7y5MwQXSptgf87vjyb8UDyxywQvYtc3bqkI+fojogxaA6vETEYnA1 2MFSvfMmbe9uqV1Jz7+QaKdiX0fHnS8Mvqgv96i+AZ+3DP+Q7TC4M0lDZJEv8wL92zKQ kmDmwJQwtyceFQS2zy6rq2NeKIL28mfFslf1fCALYHatEyrnogwsikQkAS2Cj5NLUjUt xeoZOL0+7WzZ638HXf5LoOoBk1Rcn5P1sXkMaACnhMHzeJ6wCXcX7wNEVCEyM066wHPd rcHA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=3vMxLtPf9r6hzmpfaef+RgAfUttYAOF79DIGRd82YSo=; b=NERqgRI28R61GjZhbVtkygxSDxMxv29vT99t3PPvqJBk7OM3rwAwBDlynpKeF+C95Z Po3qmpWkAQ7jnW++914IOJUVfyU+bPn5RNxRXgW7BTgt58DKd59UmaleTVC/1lZ0wTt1 CBim3Lhrh3zYUTjUilprhS9D2i2Le6y/6GSlRG8m2XzIsijn3b9250OTLIZ+lXTqo667 rDyIU1Nz7d1qxHwPQuneWJ+SRXTsimNkUriPGpyoNSl0ym3ZwXyk7BVcMTEbuloifyUf gax21eISYFuA/bvXJLClW2r5Zwh+wUahpKSvO3d/6gzgGP/JPdHPvyCthA0hTYYReuyH I6vA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="bH/9IRHn"; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d32-v6si3452566pld.238.2018.11.07.23.05.28; Wed, 07 Nov 2018 23:05:28 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="bH/9IRHn"; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726722AbeKHQja (ORCPT + 6 others); Thu, 8 Nov 2018 11:39:30 -0500 Received: from mail-pg1-f195.google.com ([209.85.215.195]:37134 "EHLO mail-pg1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726517AbeKHQj3 (ORCPT ); Thu, 8 Nov 2018 11:39:29 -0500 Received: by mail-pg1-f195.google.com with SMTP id 80so507583pge.4 for ; Wed, 07 Nov 2018 23:05:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=3vMxLtPf9r6hzmpfaef+RgAfUttYAOF79DIGRd82YSo=; b=bH/9IRHngeLTJxG4V4rnbQTFFcZwgE2I/NXi9zaplan6xTtRa9r18D5jcWATa6Qwbv xmH6Bj8o9p/dtXXSnBRkMN0sZty3dbVVqXhDbgQuQGVhlJTTXNtawMH+YSXEZO52H77O G28vluSynRk8+0CWkZVuXOEbtIeiAVB3lz+CE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=3vMxLtPf9r6hzmpfaef+RgAfUttYAOF79DIGRd82YSo=; b=rI+3qSzk+2e2gxHaesT08hWauwtUxKS7/kPIXyEWeN8EL6zIJf3UhozBZ0uKe4z5lU Ey+hvKZ8AFP8woV4T/ut/Dd4rbPfmBJbbQH7k12jhCLJgpcxY0tPaVhuA8m/Uz2G1t9Y fCTlYNVf45msrZQx617K1j0HPUuvqOLdBGf8zpFmbAyzgbga8WCVz8vcgm5nKSoT/yN3 OtPFlyOGV55AFiDXLHrSyS6nPTOM/sjP0tG4400jFArdoA4CXATqeiwFJkOu7R0UUx/2 Eyzmvmm3b1BOYx1GykL7H026/WRHjc7PbX+FY9yONPxNgLQ+8oeNa+lcEYFGHVnFXQqa loaA== X-Gm-Message-State: AGRZ1gLGjl/kSqxI+kQ1LW6LHUyUxpqkdVjdndhRTbFarnO9ahKLOkWm e/Oxmt2BgpSNl+vhMZPTmSVSHxDOqW8bsw== X-Received: by 2002:aa7:804e:: with SMTP id y14-v6mr3361226pfm.73.1541660725587; Wed, 07 Nov 2018 23:05:25 -0800 (PST) Received: from localhost.localdomain (61-216-91-114.HINET-IP.hinet.net. [61.216.91.114]) by smtp.gmail.com with ESMTPSA id w63-v6sm2550618pgw.60.2018.11.07.23.05.20 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 07 Nov 2018 23:05:24 -0800 (PST) From: Shawn Guo To: Kishon Vijay Abraham I Cc: Rob Herring , Sriharsha Allenki , Anu Ramanathan , Bjorn Andersson , Vinod Koul , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo Subject: [PATCH 1/2] dt-bindings: phy: Add Qualcomm Synopsys High-Speed USB PHY binding Date: Thu, 8 Nov 2018 15:04:48 +0800 Message-Id: <20181108070449.23572-2-shawn.guo@linaro.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20181108070449.23572-1-shawn.guo@linaro.org> References: <20181108070449.23572-1-shawn.guo@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Sriharsha Allenki It adds bindings for Synopsys 28nm femto phy controller that supports LS/FS/HS usb connectivity on Qualcomm chipsets. Signed-off-by: Sriharsha Allenki Signed-off-by: Anu Ramanathan Signed-off-by: Bjorn Andersson Signed-off-by: Shawn Guo --- .../phy/qcom,snps-28nm-usb-hs-phy.txt | 101 ++++++++++++++++++ 1 file changed, 101 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt -- 2.18.0 diff --git a/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt b/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt new file mode 100644 index 000000000000..75e7a09dd558 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt @@ -0,0 +1,101 @@ +Qualcomm Synopsys 28nm Femto phy controller +=========================================== + +Synopsys 28nm femto phy controller supports LS/FS/HS usb connectivity on +Qualcomm chipsets. + +Required properties: + +- compatible: + Value type: + Definition: Should contain "qcom,usb-snps-hsphy". + +- reg: + Value type: + Definition: USB PHY base address and length of the register map. + +- #phy-cells: + Value type: + Definition: Should be 0. + +- clocks: + Value type: + Definition: See clock-bindings.txt section "consumers". List of + three clock specifiers for reference, phy core and + sleep clocks. + +- clock-names: + Value type: + Definition: Names of the clocks in 1-1 correspondence with the "clocks" + property. Must contain "ref", "phy" and "sleep". + +- resets: + Value type: + Definition: See reset.txt section "consumers". PHY reset specifiers + for phy core and POR resets. + +- reset-names: + Value type: + Definition: Names of the resets in 1-1 correspondence with the "resets" + property. Must contain "phy" and "por". + +- vdd-supply: + Value type: + Definition: phandle to the regulator VDD supply node. + +- vdda1p8-supply: + Value type: + Definition: phandle to the regulator 1.8V supply node. + +- vdda3p3-supply: + Value type: + Definition: phandle to the regulator 3.3V supply node. + +- qcom,vdd-voltage-level: + Value type: + Definition: This is a list of three integer values where + each value corresponding to voltage corner in uV. + +Optional properties: + +- extcon: + Value type: + Definition: Should contain the vbus extcon. + +- qcom,init-seq: + Value type: + Definition: Should contain a sequence of tuples to + program 'value' into phy register at 'offset' with 'delay' + in us afterwards. + +Example: + + phy@7a000 { + compatible = "qcom,usb-snps-hsphy"; + reg = <0x7a000 0x200>; + #phy-cells = <0>; + clocks = <&rpmcc RPM_SMD_LN_BB_CLK>, + <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>, + <&gcc GCC_USB2A_PHY_SLEEP_CLK>; + clock-names = "ref", "phy", "sleep"; + resets = <&gcc GCC_USB_HS_PHY_CFG_AHB_BCR>, + <&gcc GCC_USB2A_PHY_BCR>; + reset-names = "phy", "por"; + vdd-supply = <&vreg_l4_1p2>; + vdda1p8-supply = <&vreg_l5_1p8>; + vdda3p3-supply = <&vreg_l12_3p3>; + qcom,vdd-voltage-level = <0 1144000 1200000>; + qcom,init-seq = <0xc0 0x01 0>, + <0xe8 0x0d 0>, + <0x74 0x12 0>, + <0x98 0x63 0>, + <0x9c 0x03 0>, + <0xa0 0x1d 0>, + <0xa4 0x03 0>, + <0x8c 0x23 0>, + <0x78 0x08 0>, + <0x7c 0xdc 0>, + <0x90 0xe0 20>, + <0x74 0x10 0>, + <0x90 0x60 0>; + };