From patchwork Tue Jun 7 17:26:45 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: William Zhang X-Patchwork-Id: 579527 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 11CCFCCA47C for ; Tue, 7 Jun 2022 17:32:10 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1346868AbiFGRcH (ORCPT ); Tue, 7 Jun 2022 13:32:07 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41784 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1347786AbiFGRbF (ORCPT ); Tue, 7 Jun 2022 13:31:05 -0400 Received: from mail-vs1-xe2e.google.com (mail-vs1-xe2e.google.com [IPv6:2607:f8b0:4864:20::e2e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E4D0C10A60F for ; Tue, 7 Jun 2022 10:28:23 -0700 (PDT) Received: by mail-vs1-xe2e.google.com with SMTP id f1so4816369vsv.5 for ; Tue, 07 Jun 2022 10:28:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=broadcom.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version; bh=wixflD7I17ISOMedSQlNcem1feL9nqIlqNaAEoMpM5I=; b=OCUQB2zwBBb7XmItO8/9OudFqnVlCk2SkYySpvswoJ1lJhN5VdSNBnvr89Iqqa0xKQ sGM+jdm6mE3yF2yMA7wNcBCx9Lrk0SPgC63T/ucISLy9dvwBjDbXhspo6li2GN+/1Mtp hGv7EUwk1WlhjBid82zrf5ptzhmSusEYY/m4Q= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version; bh=wixflD7I17ISOMedSQlNcem1feL9nqIlqNaAEoMpM5I=; b=2xtKTzwxhR4OMLeZqEYQBaiRjihVbbXiWvMlvRNdWDw5nB1pBSsfMQrso5Rct6cq+r SE403JwhfeeY3QfgKDR4dw4+fOsdJaiZ7CRauEeLUtHnVyF/n5ppnolJOXrK+EKssLb7 eRkS3Eo5dV9dB9eKlofnGggn1Rnj1dmFFJwYmBEMAVaYe0kKbpDBKg6rWIKeG5sdG9Qz DinXH07DPcqj0PAqedlWEdCOYRMSqYSWGCFVuEnLud93itWVt8h3iI9zPTdbDQUs+ZqH jN3cKuD4JfM3hD04lJMdCoZwMbucXqPw+T4HgAEndeAJxJ4WwVxe2R9Ru7W7krPioBP3 G48g== X-Gm-Message-State: AOAM531ITAbPILNQZrgwvHAFu1rzHoCDWq5yEcSqyO4DACxC1l+Hxzdf RuaQeHEnRBQsd0PqnXmIz8y6jw== X-Google-Smtp-Source: ABdhPJwDYOvwxHeyD38XKTHCH0J1TuM7rIVt9ExL4SJx7hF9BVBjMQIHVbAsShn44bveh4IJFj+5tg== X-Received: by 2002:a67:d30d:0:b0:34a:8d6c:1be6 with SMTP id a13-20020a67d30d000000b0034a8d6c1be6mr12229289vsj.74.1654622902742; Tue, 07 Jun 2022 10:28:22 -0700 (PDT) Received: from T3500-3.dhcp.broadcom.net ([192.19.223.252]) by smtp.gmail.com with ESMTPSA id i6-20020a1f5406000000b00357d4b4a507sm2342150vkb.11.2022.06.07.10.28.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 07 Jun 2022 10:28:21 -0700 (PDT) From: William Zhang To: Linux ARM List Cc: tomer.yacoby@broadcom.com, anand.gore@broadcom.com, dan.beygelman@broadcom.com, kursad.oney@broadcom.com, philippe.reynes@softathome.com, joel.peshkin@broadcom.com, f.fainelli@gmail.com, Broadcom Kernel List , samyon.furman@broadcom.com, William Zhang , Arnd Bergmann , Krzysztof Kozlowski , Olof Johansson , Rob Herring , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, soc@kernel.org Subject: [PATCH 2/3] ARM: dts: add dts files for bcmbca SoC bcm6855 Date: Tue, 7 Jun 2022 10:26:45 -0700 Message-Id: <20220607172646.32369-3-william.zhang@broadcom.com> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20220607172646.32369-1-william.zhang@broadcom.com> References: <20220607172646.32369-1-william.zhang@broadcom.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add dts for ARMv7 based broadband SoC BCM6855. bcm6855.dtsi is the SoC description dts header and bcm96855.dts is a simple dts file for Broadcom BCM96855 Reference board that only enable the UART port. Signed-off-by: William Zhang --- arch/arm/boot/dts/Makefile | 1 + arch/arm/boot/dts/bcm6855.dtsi | 120 +++++++++++++++++++++++++++++++++ arch/arm/boot/dts/bcm96855.dts | 30 +++++++++ 3 files changed, 151 insertions(+) create mode 100644 arch/arm/boot/dts/bcm6855.dtsi create mode 100644 arch/arm/boot/dts/bcm96855.dts diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index 1e42125ab795..1d0189b867a1 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -185,6 +185,7 @@ dtb-$(CONFIG_ARCH_BCMBCA) += \ bcm947622.dtb \ bcm963178.dtb \ bcm96846.dtb \ + bcm96855.dtb \ bcm96878.dtb dtb-$(CONFIG_ARCH_CLPS711X) += \ ep7211-edb7211.dtb diff --git a/arch/arm/boot/dts/bcm6855.dtsi b/arch/arm/boot/dts/bcm6855.dtsi new file mode 100644 index 000000000000..620f51aee1a2 --- /dev/null +++ b/arch/arm/boot/dts/bcm6855.dtsi @@ -0,0 +1,120 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2022 Broadcom Ltd. + */ + +#include +#include + +/ { + compatible = "brcm,bcm6855", "brcm,bcmbca"; + #address-cells = <1>; + #size-cells = <1>; + + interrupt-parent = <&gic>; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + CA7_0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x0>; + next-level-cache = <&L2_0>; + enable-method = "psci"; + }; + + CA7_1: cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x1>; + next-level-cache = <&L2_0>; + enable-method = "psci"; + }; + + CA7_2: cpu@2 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x2>; + next-level-cache = <&L2_0>; + enable-method = "psci"; + }; + + L2_0: l2-cache0 { + compatible = "cache"; + }; + }; + + timer { + compatible = "arm,armv7-timer"; + interrupts = , + , + , + ; + arm,cpu-registers-not-fw-configured; + }; + + pmu: pmu { + compatible = "arm,cortex-a7-pmu"; + interrupts = , + , + ; + interrupt-affinity = <&CA7_0>, <&CA7_1>, <&CA7_2>; + }; + + clocks: clocks { + periph_clk: periph-clk { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <200000000>; + }; + + uart_clk: uart-clk { + compatible = "fixed-factor-clock"; + #clock-cells = <0>; + clocks = <&periph_clk>; + clock-div = <4>; + clock-mult = <1>; + }; + }; + + psci { + compatible = "arm,psci-0.2"; + method = "smc"; + }; + + axi@81000000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0x81000000 0x8000>; + + gic: interrupt-controller@1000 { + compatible = "arm,cortex-a7-gic"; + #interrupt-cells = <3>; + interrupt-controller; + interrupts = ; + reg = <0x1000 0x1000>, + <0x2000 0x2000>, + <0x4000 0x2000>, + <0x6000 0x2000>; + }; + }; + + bus@ff800000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0xff800000 0x800000>; + + uart0: serial@12000 { + compatible = "arm,pl011", "arm,primecell"; + reg = <0x12000 0x1000>; + interrupts = ; + clocks = <&uart_clk>, <&uart_clk>; + clock-names = "uartclk", "apb_pclk"; + status = "disabled"; + }; + }; +}; diff --git a/arch/arm/boot/dts/bcm96855.dts b/arch/arm/boot/dts/bcm96855.dts new file mode 100644 index 000000000000..4438152561ac --- /dev/null +++ b/arch/arm/boot/dts/bcm96855.dts @@ -0,0 +1,30 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2019 Broadcom Ltd. + */ + +/dts-v1/; + +#include "bcm6855.dtsi" + +/ { + model = "Broadcom BCM96855 Reference Board"; + compatible = "brcm,bcm96855", "brcm,bcm6855", "brcm,bcmbca"; + + aliases { + serial0 = &uart0; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; + + memory@0 { + device_type = "memory"; + reg = <0x0 0x08000000>; + }; +}; + +&uart0 { + status = "okay"; +};