From patchwork Sat Jun 25 23:25:03 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 584964 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7093CC433EF for ; Sat, 25 Jun 2022 23:25:24 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233657AbiFYXZW (ORCPT ); Sat, 25 Jun 2022 19:25:22 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50520 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233630AbiFYXZT (ORCPT ); Sat, 25 Jun 2022 19:25:19 -0400 Received: from mail-lf1-x135.google.com (mail-lf1-x135.google.com [IPv6:2a00:1450:4864:20::135]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3887F12608 for ; Sat, 25 Jun 2022 16:25:18 -0700 (PDT) Received: by mail-lf1-x135.google.com with SMTP id w20so10473386lfa.11 for ; Sat, 25 Jun 2022 16:25:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=We8zETCg3s+wlW3UWKU0rVY6ytryKW3aFPktzPMnEnU=; b=yE/SGklntMwHucgz4nZ2LdmogceUYZfGPEZizsKT5eEuehbtlumuOUhc3qzp+nUhsF UtwtVz1ptJnYBN8ypsn2InH8xzQ+M/dijR/vL4sZprjAKElyQh/DEobSz6UMEIl7iyAz l4tuWSBuxhYk7DHb8gAAVLyG6LTjiEpr6IapS8I7rTtpyz44h6k2QlrQDRfFjJvDh3i8 eTWGarLO2BTEC33VAKl8NUnyqzmEHPSTzMQV3WyPeGC+uH40taEorsUb40eMiFpB8oru nkRXMI+fFLiEnl+rS47WWMBbFYdxtJ+10YalbKrpaDWjk1hmj/ph1/yyGFEnXn045cge Ai3g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=We8zETCg3s+wlW3UWKU0rVY6ytryKW3aFPktzPMnEnU=; b=2xYOGeH6Y1QmDsbqMpvC4lnzPtgByC2Q3o9aT5eJvtqcu0Ad8aIV0l29S6YlpXk535 AsUHEbuYxiMbC7xoMq7hsOoRy5nOchtwlO1y4sMmNYjPF2cKL+6PedcEtmJivfzpCfSG ytrvoNx4f7jsN3FA5Z+98AzpUsS2eugqWrAZYF9cSy8rgNoJX7aCSRGkH7FQX+K7Jgyt RAtMOc6wu34NtCr2mueDoCnp5O1qkq+ulYQXd1I1b1e4ysFqXloXkKtFXVCteAChe3lh FOZPrG80z/kPEcLO/oLRzNjTA14fzv4UTX6YDqGhcKRIQEaXChPJoqTcKCi2F74ZUdPF K/+w== X-Gm-Message-State: AJIora+QkZQ8B4eUmsM3ymyG6UgfvhOevfjEZACXNjRPhIXm7QCWGYU+ IWjbS1OuIpkRjHPXUWstSA8FHA== X-Google-Smtp-Source: AGRyM1tLra7TyfJhvoCVF8F53ffqHZzAxS9vwq9d6puS4k2/N2odYAgJVWceZe9HR4B4tpG9m9iZ/g== X-Received: by 2002:a05:6512:6d4:b0:47f:7940:f70 with SMTP id u20-20020a05651206d400b0047f79400f70mr3559564lff.47.1656199516526; Sat, 25 Jun 2022 16:25:16 -0700 (PDT) Received: from eriador.lan ([37.153.55.125]) by smtp.gmail.com with ESMTPSA id s8-20020a056512202800b0047f750ecd8csm1093694lfs.67.2022.06.25.16.25.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 25 Jun 2022 16:25:16 -0700 (PDT) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Rob Herring , Krzysztof Kozlowski Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, Krishna Manikandan , AngeloGioacchino Del Regno Subject: [PATCH 01/11] dt-bindings: display/msm: split qcom, mdss bindings Date: Sun, 26 Jun 2022 02:25:03 +0300 Message-Id: <20220625232513.522599-2-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220625232513.522599-1-dmitry.baryshkov@linaro.org> References: <20220625232513.522599-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Split Mobile Display SubSystem (MDSS) root node bindings to the separate yaml file. Changes to the existing (txt) schema: - Add optional "vbif_nrt_phys" region used by msm8996 - Make "bus" and "vsync" clocks optional (they are not used by some platforms) - Add (optional) "core" clock added recently to the mdss driver - Add optional resets property referencing MDSS reset - Define child nodes together with compatibles Signed-off-by: Dmitry Baryshkov --- .../devicetree/bindings/display/msm/mdp5.txt | 30 +-- .../devicetree/bindings/display/msm/mdss.yaml | 173 ++++++++++++++++++ 2 files changed, 174 insertions(+), 29 deletions(-) create mode 100644 Documentation/devicetree/bindings/display/msm/mdss.yaml diff --git a/Documentation/devicetree/bindings/display/msm/mdp5.txt b/Documentation/devicetree/bindings/display/msm/mdp5.txt index 43d11279c925..65d03c58dee6 100644 --- a/Documentation/devicetree/bindings/display/msm/mdp5.txt +++ b/Documentation/devicetree/bindings/display/msm/mdp5.txt @@ -2,37 +2,9 @@ Qualcomm adreno/snapdragon MDP5 display controller Description: -This is the bindings documentation for the Mobile Display Subsytem(MDSS) that -encapsulates sub-blocks like MDP5, DSI, HDMI, eDP etc, and the MDP5 display +This is the bindings documentation for the MDP5 display controller found in SoCs like MSM8974, APQ8084, MSM8916, MSM8994 and MSM8996. -MDSS: -Required properties: -- compatible: - * "qcom,mdss" - MDSS -- reg: Physical base address and length of the controller's registers. -- reg-names: The names of register regions. The following regions are required: - * "mdss_phys" - * "vbif_phys" -- interrupts: The interrupt signal from MDSS. -- interrupt-controller: identifies the node as an interrupt controller. -- #interrupt-cells: specifies the number of cells needed to encode an interrupt - source, should be 1. -- power-domains: a power domain consumer specifier according to - Documentation/devicetree/bindings/power/power_domain.txt -- clocks: device clocks. See ../clocks/clock-bindings.txt for details. -- clock-names: the following clocks are required. - * "iface" - * "bus" - * "vsync" -- #address-cells: number of address cells for the MDSS children. Should be 1. -- #size-cells: Should be 1. -- ranges: parent bus address space is the same as the child bus address space. - -Optional properties: -- clock-names: the following clocks are optional: - * "lut" - MDP5: Required properties: - compatible: diff --git a/Documentation/devicetree/bindings/display/msm/mdss.yaml b/Documentation/devicetree/bindings/display/msm/mdss.yaml new file mode 100644 index 000000000000..55c70922361d --- /dev/null +++ b/Documentation/devicetree/bindings/display/msm/mdss.yaml @@ -0,0 +1,173 @@ +# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/msm/mdss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Mobile Display SubSystem (MDSS) dt properties + +maintainers: + - Dmitry Baryshkov + - Rob Clark + +description: | + This is the bindings documentation for the Mobile Display Subsytem(MDSS) that + encapsulates sub-blocks like MDP5, DSI, HDMI, eDP, etc. + +properties: + compatible: + enum: + - qcom,mdss + + reg: + minItems: 2 + maxItems: 3 + + reg-names: + minItems: 2 + items: + - const: mdss_phys + - const: vbif_phys + - const: vbif_nrt_phys + + interrupts: + maxItems: 1 + + interrupt-controller: + true + + "#interrupt-cells": + const: 1 + + power-domains: + maxItems: 1 + description: | + The MDSS power domain provided by GCC + + clocks: + minItems: 1 + maxItems: 4 + + clock-names: + minItems: 1 + items: + - const: iface + - const: bus + - const: vsync + - const: core + + "#address-cells": + const: 1 + + "#size-cells": + const: 1 + + ranges: + true + + resets: + items: + - description: MDSS_CORE reset + +required: + - compatible + - reg + - reg-names + - interrupts + - interrupt-controller + - "#interrupt-cells" + - power-domains + - clocks + - clock-names + - "#address-cells" + - "#size-cells" + - ranges + +patternProperties: + "^mdp@(0|[1-9a-f][0-9a-f]*)$": + type: object + properties: + compatible: + enum: + - qcom,mdp5 + + "^dsi@(0|[1-9a-f][0-9a-f]*)$": + type: object + properties: + compatible: + enum: + - qcom,mdss-dsi-ctrl + + "^dsi-phy@(0|[1-9a-f][0-9a-f]*)$": + type: object + properties: + compatible: + enum: + - qcom,dsi-phy-7nm + - qcom,dsi-phy-7nm-8150 + - qcom,dsi-phy-10nm + - qcom,dsi-phy-10nm-8998 + - qcom,dsi-phy-14nm + - qcom,dsi-phy-14nm-660 + - qcom,dsi-phy-14nm-8953 + - qcom,dsi-phy-20nm + - qcom,dsi-phy-28nm-8960 + - qcom,dsi-phy-28nm-hpm + - qcom,dsi-phy-28nm-lp + - qcom,sc7280-dsi-phy-7nm + + "^hdmi-phy@(0|[1-9a-f][0-9a-f]*)$": + type: object + properties: + compatible: + enum: + - qcom,hdmi-phy-8660 + - qcom,hdmi-phy-8960 + - qcom,hdmi-phy-8974 + - qcom,hdmi-phy-8084 + - qcom,hdmi-phy-8996 + + "^hdmi-tx@(0|[1-9a-f][0-9a-f]*)$": + type: object + properties: + compatible: + enum: + - qcom,hdmi-tx-8084 + - qcom,hdmi-tx-8660 + - qcom,hdmi-tx-8960 + - qcom,hdmi-tx-8974 + - qcom,hdmi-tx-8994 + - qcom,hdmi-tx-8996 + +additionalProperties: false + +examples: + - | + #include + #include + mdss@1a00000 { + compatible = "qcom,mdss"; + reg = <0x1a00000 0x1000>, + <0x1ac8000 0x3000>; + reg-names = "mdss_phys", "vbif_phys"; + + power-domains = <&gcc MDSS_GDSC>; + + clocks = <&gcc GCC_MDSS_AHB_CLK>, + <&gcc GCC_MDSS_AXI_CLK>, + <&gcc GCC_MDSS_VSYNC_CLK>; + clock-names = "iface", + "bus", + "vsync"; + + interrupts = ; + + interrupt-controller; + #interrupt-cells = <1>; + + #address-cells = <1>; + #size-cells = <1>; + ranges; + + }; +... From patchwork Sat Jun 25 23:25:04 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 584963 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id B2F2DC433EF for ; Sat, 25 Jun 2022 23:25:26 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233628AbiFYXZX (ORCPT ); Sat, 25 Jun 2022 19:25:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50542 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233632AbiFYXZV (ORCPT ); Sat, 25 Jun 2022 19:25:21 -0400 Received: from mail-lj1-x231.google.com (mail-lj1-x231.google.com [IPv6:2a00:1450:4864:20::231]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6465012629 for ; Sat, 25 Jun 2022 16:25:19 -0700 (PDT) Received: by mail-lj1-x231.google.com with SMTP id s10so6786587ljh.12 for ; Sat, 25 Jun 2022 16:25:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=gCzLYJUgko2agguJXgeqDQx6zKpjLh6bhFersLxvz8Q=; b=xPidH9RaL2zHFbG8W/L0nUKBp3YtEikdJvZNiyxgeJz6raz2JT4z+u2XZhKN237JiZ p9yffQxaZTHWyhUINKt4pIaYvRI8LT8FoJEzGrEQpSxjBA7KfPQBQcCrRRP/PWLnJeSx 3jCtWuL+btkD4JlyGj7NQ0B746ybLuE16NtqW6pGDln+SEhXKjkft/H01SwTGR+PqFWI O4pUotFRPjxvaZUnmj+JC5w0CTgp/QfvNNMkW0Cg04i195NvauaV3PeI+Z2FWHLFIjuF glfN/IlvuHSaYcN8Xy7Bbu+qsn4okoETTcbz0mc+5bobpPVPeYpVnvF7xTRP4bUY34pN 9jcg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=gCzLYJUgko2agguJXgeqDQx6zKpjLh6bhFersLxvz8Q=; b=Gi6vpO+RLhqFGRn930uWIxldKPxN7U8u1Hmh8O0NgTRcsETjT+8LaU1CNPXfgIkhvE NHLawaWT612fNjcu8EKCi8EmhdErPYSexeBa2k2haG80r+TMY/bq8pGW2NQAZR6pUyw3 UqkH9Ed2HGts8RVZGp4lsC9PbDcHLoRNiUPDIxuazAljXYHwSbh7c4QqUrHNmeXr0Vkd T/FLtHprgtFA8Bu8aqgxYydXbmlHfHfiUDQJDpr1tXG2j/MUgdmsL+GNT2stlr1bO7Bv JxiQLbzX9c4liREBTRDYy6wfgEiRND3eEopltdL5He9nsGAIQJMw66mpOAk6LG8mobF/ hWcw== X-Gm-Message-State: AJIora9uOYqCCWjphJJ10Yg7sw7GCY9pFW6BRgnwMZvxVYeQbSPyxiB0 cJ3yc/Yk5wPgg9Th3swq/Kg63A== X-Google-Smtp-Source: AGRyM1uH+Surv5r/P3W/k7ZKCG32PDyayLEnN88CWBJVcq15AyW/mZICh6c7o69fMBIpwRttCncD/Q== X-Received: by 2002:a05:651c:1994:b0:255:aaa3:d02 with SMTP id bx20-20020a05651c199400b00255aaa30d02mr2959470ljb.410.1656199517645; Sat, 25 Jun 2022 16:25:17 -0700 (PDT) Received: from eriador.lan ([37.153.55.125]) by smtp.gmail.com with ESMTPSA id s8-20020a056512202800b0047f750ecd8csm1093694lfs.67.2022.06.25.16.25.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 25 Jun 2022 16:25:16 -0700 (PDT) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Rob Herring , Krzysztof Kozlowski Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, Krishna Manikandan , AngeloGioacchino Del Regno Subject: [PATCH 02/11] dt-bindings: display/msm: move qcom, sdm845-mdss schema to mdss.yaml Date: Sun, 26 Jun 2022 02:25:04 +0300 Message-Id: <20220625232513.522599-3-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220625232513.522599-1-dmitry.baryshkov@linaro.org> References: <20220625232513.522599-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Move schema for qcom,sdm845-mdss from dpu-sdm845.yaml to mdss.yaml so that the dpu file describes only the DPU schema. While we are at it, rename display-controller node to mdp to reflect actual node name in the sdm845.dtsi file. Signed-off-by: Dmitry Baryshkov --- .../bindings/display/msm/dpu-sdm845.yaml | 137 +++++------------- .../devicetree/bindings/display/msm/mdss.yaml | 112 ++++++++++++-- 2 files changed, 135 insertions(+), 114 deletions(-) diff --git a/Documentation/devicetree/bindings/display/msm/dpu-sdm845.yaml b/Documentation/devicetree/bindings/display/msm/dpu-sdm845.yaml index 2bb8896beffc..9253e0ca9fca 100644 --- a/Documentation/devicetree/bindings/display/msm/dpu-sdm845.yaml +++ b/Documentation/devicetree/bindings/display/msm/dpu-sdm845.yaml @@ -10,139 +10,74 @@ maintainers: - Krishna Manikandan description: | - Device tree bindings for MSM Mobile Display Subsystem(MDSS) that encapsulates - sub-blocks like DPU display controller, DSI and DP interfaces etc. Device tree - bindings of MDSS and DPU are mentioned for SDM845 target. + Device tree bindings for the DPU display controller for SDM845 target. properties: compatible: items: - - const: qcom,sdm845-mdss + - const: qcom,sdm845-dpu reg: - maxItems: 1 + items: + - description: Address offset and size for mdp register set + - description: Address offset and size for vbif register set reg-names: - const: mdss - - power-domains: - maxItems: 1 + items: + - const: mdp + - const: vbif clocks: items: - - description: Display AHB clock from gcc + - description: Display ahb clock + - description: Display axi clock - description: Display core clock + - description: Display vsync clock clock-names: items: - const: iface + - const: bus - const: core + - const: vsync interrupts: maxItems: 1 - interrupt-controller: true - - "#address-cells": true - - "#size-cells": true - - "#interrupt-cells": - const: 1 - - iommus: - items: - - description: Phandle to apps_smmu node with SID mask for Hard-Fail port0 - - description: Phandle to apps_smmu node with SID mask for Hard-Fail port1 - - ranges: true - - resets: - items: - - description: MDSS_CORE reset + power-domains: + maxItems: 1 -patternProperties: - "^display-controller@[0-9a-f]+$": - type: object - description: Node containing the properties of DPU. + operating-points-v2: true + ports: + $ref: /schemas/graph.yaml#/properties/ports + description: | + Contains the list of output ports from DPU device. These ports + connect to interfaces that are external to the DPU hardware, + such as DSI, DP etc. Each output port contains an endpoint that + describes how it is connected to an external interface. properties: - compatible: - items: - - const: qcom,sdm845-dpu - - reg: - items: - - description: Address offset and size for mdp register set - - description: Address offset and size for vbif register set - - reg-names: - items: - - const: mdp - - const: vbif - - clocks: - items: - - description: Display ahb clock - - description: Display axi clock - - description: Display core clock - - description: Display vsync clock - - clock-names: - items: - - const: iface - - const: bus - - const: core - - const: vsync - - interrupts: - maxItems: 1 - - power-domains: - maxItems: 1 - - operating-points-v2: true - ports: - $ref: /schemas/graph.yaml#/properties/ports - description: | - Contains the list of output ports from DPU device. These ports - connect to interfaces that are external to the DPU hardware, - such as DSI, DP etc. Each output port contains an endpoint that - describes how it is connected to an external interface. - - properties: - port@0: - $ref: /schemas/graph.yaml#/properties/port - description: DPU_INTF1 (DSI1) - - port@1: - $ref: /schemas/graph.yaml#/properties/port - description: DPU_INTF2 (DSI2) - - required: - - port@0 - - port@1 + port@0: + $ref: /schemas/graph.yaml#/properties/port + description: DPU_INTF1 (DSI1) + + port@1: + $ref: /schemas/graph.yaml#/properties/port + description: DPU_INTF2 (DSI2) required: - - compatible - - reg - - reg-names - - clocks - - interrupts - - power-domains - - operating-points-v2 - - ports + - port@0 + - port@1 required: - compatible - reg - reg-names - - power-domains - clocks - interrupts - - interrupt-controller - - iommus - - ranges + - power-domains + - operating-points-v2 + - ports additionalProperties: false @@ -173,7 +108,7 @@ examples: <&apps_smmu 0xc80 0x8>; ranges; - display-controller@ae01000 { + mdp@ae01000 { compatible = "qcom,sdm845-dpu"; reg = <0x0ae01000 0x8f000>, <0x0aeb0000 0x2008>; diff --git a/Documentation/devicetree/bindings/display/msm/mdss.yaml b/Documentation/devicetree/bindings/display/msm/mdss.yaml index 55c70922361d..1cfdec9e349b 100644 --- a/Documentation/devicetree/bindings/display/msm/mdss.yaml +++ b/Documentation/devicetree/bindings/display/msm/mdss.yaml @@ -8,6 +8,7 @@ title: Qualcomm Mobile Display SubSystem (MDSS) dt properties maintainers: - Dmitry Baryshkov + - Krishna Manikandan - Rob Clark description: | @@ -17,18 +18,16 @@ description: | properties: compatible: enum: + - qcom,sdm845-mdss - qcom,mdss reg: - minItems: 2 + minItems: 1 maxItems: 3 reg-names: - minItems: 2 - items: - - const: mdss_phys - - const: vbif_phys - - const: vbif_nrt_phys + minItems: 1 + maxItems: 3 interrupts: maxItems: 1 @@ -50,17 +49,13 @@ properties: clock-names: minItems: 1 - items: - - const: iface - - const: bus - - const: vsync - - const: core + maxItems: 4 "#address-cells": - const: 1 + enum: [1, 2] "#size-cells": - const: 1 + enum: [1, 2] ranges: true @@ -69,6 +64,96 @@ properties: items: - description: MDSS_CORE reset + interconnects: + minItems: 2 + items: + - description: MDP port 0 + - description: MDP port 1 + - description: Rotator + + interconnect-names: + minItems: 2 + items: + - const: mdp0-mem + - const: mdp1-mem + - const: rotator-mem + + iommus: + items: + - description: Phandle to apps_smmu node with SID mask for Hard-Fail port0 + - description: Phandle to apps_smmu node with SID mask for Hard-Fail port1 + +allOf: + - if: + properties: + compatible: + contains: + enum: + - qcom,mdss + then: + properties: + reg-names: + minItems: 2 + items: + - const: mdss_phys + - const: vbif_phys + - const: vbif_nrt_phys + else: + properties: + regs: + maxItems: 1 + + reg-names: + items: + - const: mdss + + interconnects: + maxItems: 2 + + interconnect-names: + maxItems: 2 + + required: + - iommus + + - if: + properties: + compatible: + contains: + enum: + - qcom,mdss + then: + properties: + clocks: + minItems: 1 + maxItems: 4 + + clock-names: + minItems: 1 + items: + - const: iface + - const: bus + - const: vsync + - const: core + + - if: + properties: + compatible: + contains: + enum: + - qcom,sdm845-mdss + then: + properties: + clocks: + items: + - description: Display AHB clock from gcc + - description: Display core clock + + clock-names: + items: + - const: iface + - const: core + required: - compatible - reg @@ -90,6 +175,7 @@ patternProperties: compatible: enum: - qcom,mdp5 + - qcom,sdm845-dpu "^dsi@(0|[1-9a-f][0-9a-f]*)$": type: object From patchwork Sat Jun 25 23:25:06 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 584962 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 95D3DC43334 for ; Sat, 25 Jun 2022 23:25:29 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233650AbiFYXZ1 (ORCPT ); Sat, 25 Jun 2022 19:25:27 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50584 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233663AbiFYXZX (ORCPT ); Sat, 25 Jun 2022 19:25:23 -0400 Received: from mail-lj1-x22f.google.com (mail-lj1-x22f.google.com [IPv6:2a00:1450:4864:20::22f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5A98E12608 for ; Sat, 25 Jun 2022 16:25:21 -0700 (PDT) Received: by mail-lj1-x22f.google.com with SMTP id j22so6884310ljg.0 for ; Sat, 25 Jun 2022 16:25:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=5zNPOt/JcdN9JMf5eVP0NQVxp4pLvzusCa+B9h0pWdQ=; b=CYyfcHeMQgBS3vFRUB7vxXicZnEfmPGAKr0WL94ZD5Y1k36lAKCxQPn6YKEpQwnn8z dJivgKMns6czDmHgi43qjG/lfmRPysnwYZWA1aoKARFRlqsu8653lvT1rT8cp7kngkqi rj8tZLGRQcWN7lmUnQrm0I17RPQ7PSMx9JFzlx9+Xm1v2OpUyhQch6Ep5fAwJOHGsC0w adqspmPH74ZLzk7Q5jlzJZyVGfjWdiNXO9MWXrGrMHUJP8PWf9YIgp8WBXK6X90Nc/ww j8br47m1pxuaj8zB9NU+e7IVRFnDDo+sFhBgmLr4Z0sX/LDL7caH2gbRv40ZOKyXx11G GgDQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=5zNPOt/JcdN9JMf5eVP0NQVxp4pLvzusCa+B9h0pWdQ=; b=qDFu77U8T3TXMStNLSlBeNwDarHxeJ4rrggCuv30XZb+oNXtoDtypdwmDrmLQGIvdq mp0B8CY/PmtWUibybU21nguQt0Ea9fGcHuw8Gj+J6C5FGQMKMMP94T/VWxaNB31MGuK1 NlLolbYFu6HYsvk8VjTmcX7MKYwrfH8sTVEkKjYP7ShAQsBBcsesEtZ98BABZrsVSZoH NMDVxk+krCX36t4k/gAnf/MEDFSQywCETz+mr1STPgWGl8qCZEHRO3NcO/16ut783hI1 0e13nDQQlF062Br1ac7iqFf5vsiHpCzVlNFoXYct28PlWR736I/YGMy5iiTcMVFH8NYg 2EEA== X-Gm-Message-State: AJIora+3jxhf1EGY5sbbktBlbm79jUjJ/4nOvbkPsre1lU/mpNqtOtm2 qA0j9dW44V+qKDrkrsJUS0BJHg== X-Google-Smtp-Source: AGRyM1sXczeEAxKY2w1HAdTzPkwqQCNyntvrq+TCsqF186D6+ixhdx8L22zddGImZDWEk6N3mefdHg== X-Received: by 2002:a2e:9581:0:b0:24f:2dc9:6275 with SMTP id w1-20020a2e9581000000b0024f2dc96275mr3197547ljh.486.1656199519624; Sat, 25 Jun 2022 16:25:19 -0700 (PDT) Received: from eriador.lan ([37.153.55.125]) by smtp.gmail.com with ESMTPSA id s8-20020a056512202800b0047f750ecd8csm1093694lfs.67.2022.06.25.16.25.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 25 Jun 2022 16:25:18 -0700 (PDT) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Rob Herring , Krzysztof Kozlowski Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, Krishna Manikandan , AngeloGioacchino Del Regno Subject: [PATCH 04/11] dt-bindings: display/msm: move qcom, sc7280-mdss schema to mdss.yaml Date: Sun, 26 Jun 2022 02:25:06 +0300 Message-Id: <20220625232513.522599-5-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220625232513.522599-1-dmitry.baryshkov@linaro.org> References: <20220625232513.522599-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Move schema for qcom,sc7280-mdss from dpu-sc7280.yaml to mdss.yaml so that the dpu file describes only the DPU schema. Signed-off-by: Dmitry Baryshkov --- .../bindings/display/msm/dpu-sc7280.yaml | 148 +++++------------- .../devicetree/bindings/display/msm/mdss.yaml | 25 +++ 2 files changed, 63 insertions(+), 110 deletions(-) diff --git a/Documentation/devicetree/bindings/display/msm/dpu-sc7280.yaml b/Documentation/devicetree/bindings/display/msm/dpu-sc7280.yaml index f427eec3d3a4..349a454099ad 100644 --- a/Documentation/devicetree/bindings/display/msm/dpu-sc7280.yaml +++ b/Documentation/devicetree/bindings/display/msm/dpu-sc7280.yaml @@ -10,149 +10,77 @@ maintainers: - Krishna Manikandan description: | - Device tree bindings for MSM Mobile Display Subsystem (MDSS) that encapsulates - sub-blocks like DPU display controller, DSI and DP interfaces etc. Device tree - bindings of MDSS and DPU are mentioned for SC7280. + Device tree bindings for the DPU display controller for SC7280 target. properties: compatible: - const: qcom,sc7280-mdss + const: qcom,sc7280-dpu reg: - maxItems: 1 + items: + - description: Address offset and size for mdp register set + - description: Address offset and size for vbif register set reg-names: - const: mdss - - power-domains: - maxItems: 1 + items: + - const: mdp + - const: vbif clocks: items: - - description: Display AHB clock from gcc - - description: Display AHB clock from dispcc + - description: Display hf axi clock + - description: Display sf axi clock + - description: Display ahb clock + - description: Display lut clock - description: Display core clock + - description: Display vsync clock clock-names: items: + - const: bus + - const: nrt_bus - const: iface - - const: ahb + - const: lut - const: core + - const: vsync interrupts: maxItems: 1 - interrupt-controller: true - - "#address-cells": true - - "#size-cells": true - - "#interrupt-cells": - const: 1 - - iommus: - items: - - description: Phandle to apps_smmu node with SID mask for Hard-Fail port0 - - ranges: true - - interconnects: - items: - - description: Interconnect path specifying the port ids for data bus - - interconnect-names: - const: mdp0-mem + power-domains: + maxItems: 1 - resets: - items: - - description: MDSS_CORE reset + operating-points-v2: true -patternProperties: - "^display-controller@[0-9a-f]+$": - type: object - description: Node containing the properties of DPU. + ports: + $ref: /schemas/graph.yaml#/properties/ports + description: | + Contains the list of output ports from DPU device. These ports + connect to interfaces that are external to the DPU hardware, + such as DSI, DP etc. Each output port contains an endpoint that + describes how it is connected to an external interface. properties: - compatible: - const: qcom,sc7280-dpu - - reg: - items: - - description: Address offset and size for mdp register set - - description: Address offset and size for vbif register set - - reg-names: - items: - - const: mdp - - const: vbif - - clocks: - items: - - description: Display hf axi clock - - description: Display sf axi clock - - description: Display ahb clock - - description: Display lut clock - - description: Display core clock - - description: Display vsync clock - - clock-names: - items: - - const: bus - - const: nrt_bus - - const: iface - - const: lut - - const: core - - const: vsync - - interrupts: - maxItems: 1 - - power-domains: - maxItems: 1 - - operating-points-v2: true - - ports: - $ref: /schemas/graph.yaml#/properties/ports - description: | - Contains the list of output ports from DPU device. These ports - connect to interfaces that are external to the DPU hardware, - such as DSI, DP etc. Each output port contains an endpoint that - describes how it is connected to an external interface. - - properties: - port@0: - $ref: /schemas/graph.yaml#/properties/port - description: DPU_INTF1 (DSI) - - port@1: - $ref: /schemas/graph.yaml#/properties/port - description: DPU_INTF5 (EDP) - - required: - - port@0 + port@0: + $ref: /schemas/graph.yaml#/properties/port + description: DPU_INTF1 (DSI) + + port@1: + $ref: /schemas/graph.yaml#/properties/port + description: DPU_INTF5 (EDP) required: - - compatible - - reg - - reg-names - - clocks - - interrupts - - power-domains - - operating-points-v2 - - ports + - port@0 required: - compatible - reg - reg-names - - power-domains - clocks - interrupts - - interrupt-controller - - iommus - - ranges + - power-domains + - operating-points-v2 + - ports additionalProperties: false diff --git a/Documentation/devicetree/bindings/display/msm/mdss.yaml b/Documentation/devicetree/bindings/display/msm/mdss.yaml index 244ec36e74a4..6221356b3003 100644 --- a/Documentation/devicetree/bindings/display/msm/mdss.yaml +++ b/Documentation/devicetree/bindings/display/msm/mdss.yaml @@ -19,6 +19,7 @@ properties: compatible: enum: - qcom,sc7180-mdss + - qcom,sc7280-mdss - qcom,sdm845-mdss - qcom,mdss @@ -167,6 +168,7 @@ allOf: contains: enum: - qcom,sc7180-mdss + - qcom,sc7280-mdss then: properties: clocks: @@ -208,6 +210,13 @@ patternProperties: - qcom,sc7180-dpu - qcom,sdm845-dpu + "^display-controller@(0|[1-9a-f][0-9a-f]*)$": + type: object + properties: + compatible: + enum: + - qcom,sc7280-dpu + "^displayport-controller@(0|[1-9a-f][0-9a-f]*)$": type: object properties: @@ -243,6 +252,14 @@ patternProperties: - qcom,dsi-phy-28nm-lp - qcom,sc7280-dsi-phy-7nm + "^edp@(0|[1-9a-f][0-9a-f]*)$": + type: object + properties: + compatible: + enum: + - qcom,sc7280-edp + - qcom,sc8180x-edp + "^hdmi-phy@(0|[1-9a-f][0-9a-f]*)$": type: object properties: @@ -266,6 +283,14 @@ patternProperties: - qcom,hdmi-tx-8994 - qcom,hdmi-tx-8996 + "^phy@(0|[1-9a-f][0-9a-f]*)$": + type: object + properties: + compatible: + enum: + - qcom,sc7280-dsi-phy-7nm + - qcom,sc7280-edp-phy + additionalProperties: false examples: From patchwork Sat Jun 25 23:25:09 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 584960 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id D3776CCA487 for ; Sat, 25 Jun 2022 23:25:31 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233680AbiFYXZb (ORCPT ); Sat, 25 Jun 2022 19:25:31 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50608 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233674AbiFYXZY (ORCPT ); Sat, 25 Jun 2022 19:25:24 -0400 Received: from mail-lj1-x22c.google.com (mail-lj1-x22c.google.com [IPv6:2a00:1450:4864:20::22c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0776C10551 for ; Sat, 25 Jun 2022 16:25:23 -0700 (PDT) Received: by mail-lj1-x22c.google.com with SMTP id b23so6809606ljh.7 for ; Sat, 25 Jun 2022 16:25:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Hdb4viUyeoAD3fZen4yT5k9HKKhtb5+3CiGbC1gKk9s=; b=xbsTqFqQexvvHfrZi1dlvI9ZNFG8D7ERnivLTne4psFP3hfe/sPxatA+bD/E04umzp hLJZTi1B6m/jE3g86e1STMv53E5qLOW/XSc5GVpqXL7NuTYo3GxlwqRPL77/dtr3QWFH bUYrwm/WmhaTK3IhSfNqEKwGlpuPDuSNh2NhHETKbQ5MRz9y+3dgDMcF/qQFNIQImuFe IE853UvgSNvdkPk7lCZR2kkourLqc4IRuJ4od7v1mtQcNNTCgLFVmUNWGT1paKfaCU4x PQLfzk+roEVTYhfMARlfDDarWoKFdoJ6p3kGVyNtOsWbHHjCzCnWHHmnp/n4IjtsFgO0 4Z6A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Hdb4viUyeoAD3fZen4yT5k9HKKhtb5+3CiGbC1gKk9s=; b=l3WmdAOXXLjaT68oIf5Otjgd7iRRNwPhSYngpylE7K8wJidsS92LHQnoj4I7+IOp3m Ot7xZeMRWPpCysW3bHR9HZmbEDQKTgiSzH3Q87NCAjzKfyA/FjXSXjilc2uSPJU24Ejz Cu3eRk0LU15cp3l7FM6cLLwYgf1ZD5o34/ybqwqBHGpirZjG5l6UltWMnjGHOEJWD+Wa k23flBeCqyezUZW0zSHv5zRtQs3nhRL/kznZ9bAblhu84BFqs4VFUY0YHyGDMJLsVPEy 0RBMMD003M/bhmyu8z1D7a2AXG1aO/bOt2DkAUIxB2LtTTFfa0+hCwpfqa2Q9HXNQh/B Mydw== X-Gm-Message-State: AJIora9gbJCOGn9/JihG6Qrh4SYO3bQG+uDuIpJHDixjw7M+4mB80iWo wCDRu1pPsXsk5alSl6R9pV3M9Q== X-Google-Smtp-Source: AGRyM1u9aNew+NK48saWr9Dc/XVH20eCl2qQ3t31waI1ojmThAAMB/hymwBhpE3MDndjE/rzLQnXeg== X-Received: by 2002:a2e:a54a:0:b0:25a:7010:4aee with SMTP id e10-20020a2ea54a000000b0025a70104aeemr3071829ljn.245.1656199522603; Sat, 25 Jun 2022 16:25:22 -0700 (PDT) Received: from eriador.lan ([37.153.55.125]) by smtp.gmail.com with ESMTPSA id s8-20020a056512202800b0047f750ecd8csm1093694lfs.67.2022.06.25.16.25.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 25 Jun 2022 16:25:22 -0700 (PDT) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Rob Herring , Krzysztof Kozlowski Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, Krishna Manikandan , AngeloGioacchino Del Regno Subject: [PATCH 07/11] dt-bindings: display/mdm: add gcc-bus clock to dpu-smd845 Date: Sun, 26 Jun 2022 02:25:09 +0300 Message-Id: <20220625232513.522599-8-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220625232513.522599-1-dmitry.baryshkov@linaro.org> References: <20220625232513.522599-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add gcc-bus clock required for the SDM845 DPU device tree node. Signed-off-by: Dmitry Baryshkov --- Documentation/devicetree/bindings/display/msm/dpu-sdm845.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/dpu-sdm845.yaml b/Documentation/devicetree/bindings/display/msm/dpu-sdm845.yaml index 9253e0ca9fca..0dc16326bf8e 100644 --- a/Documentation/devicetree/bindings/display/msm/dpu-sdm845.yaml +++ b/Documentation/devicetree/bindings/display/msm/dpu-sdm845.yaml @@ -29,6 +29,7 @@ properties: clocks: items: + - description: Display GCC bus clock - description: Display ahb clock - description: Display axi clock - description: Display core clock @@ -36,6 +37,7 @@ properties: clock-names: items: + - const: gcc-bus - const: iface - const: bus - const: core From patchwork Sat Jun 25 23:25:10 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 584961 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id DDF66CCA47E for ; Sat, 25 Jun 2022 23:25:30 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233664AbiFYXZ3 (ORCPT ); Sat, 25 Jun 2022 19:25:29 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50584 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233680AbiFYXZZ (ORCPT ); Sat, 25 Jun 2022 19:25:25 -0400 Received: from mail-lj1-x22f.google.com (mail-lj1-x22f.google.com [IPv6:2a00:1450:4864:20::22f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1C77112638 for ; Sat, 25 Jun 2022 16:25:24 -0700 (PDT) Received: by mail-lj1-x22f.google.com with SMTP id o23so6779726ljg.13 for ; Sat, 25 Jun 2022 16:25:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=sEhrVNP4ho0a6wzg1hnkprZhy63vathkG01hxy93+fM=; b=r+tBaIp3OCvknjpU5NF+TwgdnsAdEC+S/LB7683mI9TdRtWb4hAhq0rlfgzriG4m2G QKIaPDgn9EgR4PmMQxJuuYFMYn8NbR1xvHstmWCCE+L1KnOnh15tgt7QxvZXnGsPYQY3 Rs42BNwARr//kfVoWUf9EdQaQuLuq6GC/vJTNJIP2LY9v+BHlz+YO6dpRmvsjUfiGm6E h3lFuC0VYlPbbEv3HExuJBRCPKuq8AYR3A7gcO1FZ9fWWtOSLG4LXmvWwjZhW3YZ/7n1 HZYZQwCPq9rcLP8etglqfiXk4panH+J+tHhQ6iSrxHWgZCn5r17i5ytLXkxlFxOpc7le T8ww== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=sEhrVNP4ho0a6wzg1hnkprZhy63vathkG01hxy93+fM=; b=O5DYUudJ8UCcXMb6N28Veq3eAOr2PFTPlCYlasMUREBSG/izNcE46dPupxI561/E+E M+yfdJmLHrirI1/GPTwJ3Xm9pf0lqcdT94lECQWWQMoOfpn2IyScKj9Sw1um16CbRUQ1 DEwUWIm8mUTXmWJ6MRc6wW6ZpuJ0uJmUIIbPRWIgPzw/97/VO6LWGxe0XzMWJSzWB4vb IfsdpRh6RGxhRIOo9X5O56DiMd2hI6SZMfCbMsGKdnkklhcTe7hdvNV+qU6oCNsZs0XH 9Z4h04xdbkFXuJJo1S0hyYE4kuZlYTCtACjM9ItYAprdSE6GDqmA6GgilS/Bsz9II5Xh ozDA== X-Gm-Message-State: AJIora9mQzXpZoMbvr1lPcbPl0kiiwtuGp6HksGxRtVLr6tF21rsb6EC J6Cz8TmZ0XFiAz4jWYsaV9p6mg== X-Google-Smtp-Source: AGRyM1scWr55DMLw7LMTumP/EB6qyNN54qt7LcCEaF2EEiEPYp2TeJ0HLcQV5tAbVY71hlW4fobTXg== X-Received: by 2002:a2e:bf14:0:b0:255:b789:576b with SMTP id c20-20020a2ebf14000000b00255b789576bmr3141976ljr.47.1656199523688; Sat, 25 Jun 2022 16:25:23 -0700 (PDT) Received: from eriador.lan ([37.153.55.125]) by smtp.gmail.com with ESMTPSA id s8-20020a056512202800b0047f750ecd8csm1093694lfs.67.2022.06.25.16.25.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 25 Jun 2022 16:25:23 -0700 (PDT) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Rob Herring , Krzysztof Kozlowski Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, Krishna Manikandan , AngeloGioacchino Del Regno Subject: [PATCH 08/11] dt-bindings: display/msm: add mdp-opp-table to dpu-sdm845 Date: Sun, 26 Jun 2022 02:25:10 +0300 Message-Id: <20220625232513.522599-9-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220625232513.522599-1-dmitry.baryshkov@linaro.org> References: <20220625232513.522599-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org On SDM845 platforms DPU device tree node contains child object mdp-opp-table providing OPP table for the DPU. Add it to the list of properties to let sdm845.dtsi to validate. Signed-off-by: Dmitry Baryshkov --- .../devicetree/bindings/display/msm/dpu-sdm845.yaml | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/display/msm/dpu-sdm845.yaml b/Documentation/devicetree/bindings/display/msm/dpu-sdm845.yaml index 0dc16326bf8e..cc95adcf8f11 100644 --- a/Documentation/devicetree/bindings/display/msm/dpu-sdm845.yaml +++ b/Documentation/devicetree/bindings/display/msm/dpu-sdm845.yaml @@ -50,6 +50,10 @@ properties: maxItems: 1 operating-points-v2: true + + mdp-opp-table: + $ref: /schemas/opp/opp-v2.yaml# + ports: $ref: /schemas/graph.yaml#/properties/ports description: | @@ -116,11 +120,12 @@ examples: <0x0aeb0000 0x2008>; reg-names = "mdp", "vbif"; - clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, + clocks = <&gcc GCC_DISP_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, <&dispcc DISP_CC_MDSS_AXI_CLK>, <&dispcc DISP_CC_MDSS_MDP_CLK>, <&dispcc DISP_CC_MDSS_VSYNC_CLK>; - clock-names = "iface", "bus", "core", "vsync"; + clock-names = "gcc-bus", "iface", "bus", "core", "vsync"; interrupt-parent = <&mdss>; interrupts = <0>; From patchwork Sat Jun 25 23:25:12 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 584959 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id E6237CCA479 for ; Sat, 25 Jun 2022 23:25:33 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233686AbiFYXZc (ORCPT ); Sat, 25 Jun 2022 19:25:32 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50624 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233689AbiFYXZ3 (ORCPT ); Sat, 25 Jun 2022 19:25:29 -0400 Received: from mail-lf1-x130.google.com (mail-lf1-x130.google.com [IPv6:2a00:1450:4864:20::130]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 691FC12629 for ; Sat, 25 Jun 2022 16:25:27 -0700 (PDT) Received: by mail-lf1-x130.google.com with SMTP id i18so10495730lfu.8 for ; Sat, 25 Jun 2022 16:25:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=gWoCshJx0eeQE7NK0wwwD4EVL2o2EaUzdaBgH0PNhgU=; b=xiIlYQAOx+RgUAtiTCwtujWmIyV74Mji6guPVZQ+UInM7d8t7OvmG8yJeSrPNcAl5/ 9Bn4FVzxZCgHY8VGLwQkH2Wmf3Hpr4SQlWFNYDADUxsC7nyOonKnPejvWwgdjLyanzyx XCKQ1t7dLvzEMTJ6o7CM27in+0tnofafgwJb5GormAof6lQX1dXuh/jMTMQxX0uZI2L3 qzAWsGdEmUhWm8aqNTTOjjXTCk4/qQF30zfoPGdncCuRVSw4jDml9UMMqnSoTDiEsGpb Yr9WevejJcPE3yg6oM7/hLI1ktqTQs0KyltPB+cJT6dMghI+KXolhOicavWSsKZocltj 7zpA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=gWoCshJx0eeQE7NK0wwwD4EVL2o2EaUzdaBgH0PNhgU=; b=UmMCx62/WdPMV/ZnjTXqK/W801ygMHuuY9OkS/ST9p598SBX/HH4+blmmPqzvg/U2r qsPbgxLcP8gZmsQeETg1EgLYoPJDVyj/h13sC32y4wBqGtwuy0SwStuPWFFWH0zLDySq +qAK5MVEl59qpLchWoOInj3IJ5vVRQt7a1NVajzyxGDWrqf2n369MAG8cYkKw/bqCxbI HIbl6Mfbo67HVAKI6Ck2yVWE3yBx7TSVS+U/THE7VuvUyc8fSt8YpGhN0gwrR+v9bA4C 91JY1f/cjERSi18S7RyBULA6npNO/Bwa+LSJlYsAMvQ596C/NNtJtB1c62q9+qavP7FB KxpQ== X-Gm-Message-State: AJIora8Vty60L7+CoxYUuFt2AjSkYEVUKvpN8RRCoE0XvuqFQzBysG2Y 65csx+c+P0OMkt3YN3cADD4S5g== X-Google-Smtp-Source: AGRyM1uBQymWy56WzAi98/GXSYCFD92Wwdpc+HEM+cxh8zQxjZCvbxqmM9XWuImdkH+dosLTGIxjyA== X-Received: by 2002:a05:6512:114d:b0:481:1332:c83f with SMTP id m13-20020a056512114d00b004811332c83fmr335281lfg.205.1656199525732; Sat, 25 Jun 2022 16:25:25 -0700 (PDT) Received: from eriador.lan ([37.153.55.125]) by smtp.gmail.com with ESMTPSA id s8-20020a056512202800b0047f750ecd8csm1093694lfs.67.2022.06.25.16.25.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 25 Jun 2022 16:25:25 -0700 (PDT) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Rob Herring , Krzysztof Kozlowski Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, Krishna Manikandan , AngeloGioacchino Del Regno Subject: [PATCH 10/11] dt-bindings: display/msm: add opp-table to dpu-sc7280 Date: Sun, 26 Jun 2022 02:25:12 +0300 Message-Id: <20220625232513.522599-11-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220625232513.522599-1-dmitry.baryshkov@linaro.org> References: <20220625232513.522599-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org On sc7280 platforms DPU device tree node contains child object opp-table providing OPP table for the DPU. Add it to the list of properties to let sc7280.dtsi to validate. Signed-off-by: Dmitry Baryshkov --- Documentation/devicetree/bindings/display/msm/dpu-sc7280.yaml | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/dpu-sc7280.yaml b/Documentation/devicetree/bindings/display/msm/dpu-sc7280.yaml index 349a454099ad..49c4a055d20f 100644 --- a/Documentation/devicetree/bindings/display/msm/dpu-sc7280.yaml +++ b/Documentation/devicetree/bindings/display/msm/dpu-sc7280.yaml @@ -52,6 +52,9 @@ properties: operating-points-v2: true + opp-table: + $ref: /schemas/opp/opp-v2.yaml# + ports: $ref: /schemas/graph.yaml#/properties/ports description: |