From patchwork Wed Feb 1 00:09:00 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Konrad Dybcio X-Patchwork-Id: 650368 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id EB15DC38142 for ; Wed, 1 Feb 2023 00:09:08 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231503AbjBAAJI (ORCPT ); Tue, 31 Jan 2023 19:09:08 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52964 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229488AbjBAAJH (ORCPT ); Tue, 31 Jan 2023 19:09:07 -0500 Received: from mail-ej1-x629.google.com (mail-ej1-x629.google.com [IPv6:2a00:1450:4864:20::629]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 802DD36698 for ; Tue, 31 Jan 2023 16:09:06 -0800 (PST) Received: by mail-ej1-x629.google.com with SMTP id m2so46119841ejb.8 for ; Tue, 31 Jan 2023 16:09:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=eZe1ZAfPMUAgxNYKvTD219Xk42rFPChmIi+qpZotkIw=; b=bfkawtuYi/wd0snVs0/FdZiyhfffs5Srch/gxaN0NEJ/pOylUEbuqDChFuLYjDGiUp Yrnt7FQf9AnJg1G3tQC/jFpsxtgNLdJCrA0rX1zCZPftbDGPG+9hIGvz26euYNt6j+T+ Mi1eoXhbFpcD+xx8AA03teeeYF3SGQrSI1i/7M6PmweHn11txtYTWDFdrvL6+PonmeJp zqPqzgMJI+G/7XFpuA/84h5WvcYJO9ioy33aU1YH7vFFZA0WkBXj4T+V+ZYGUPwLNxc0 8C6lhVQu5iy8ER6Jz/ZX9/dHwA9UrkccU78ldcmefVSRGwqxia4BxoBJVqZvfACCnGKr mV7Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=eZe1ZAfPMUAgxNYKvTD219Xk42rFPChmIi+qpZotkIw=; b=ExE1kHLY0T9zJNBzc61Q8SgdaCgaAQHelI3DSJmHo945YvTfIo1ocdCaGWn6OqoTLh VYO+ropadceNQNpU+ZZdxVy6TQ6LMDKuCPWef+dpEa0HuVJ/hRrX/drxY4zGF22txWp1 eb9xUGUUjDKMybwyija5ykM0/wW1C/KHvFbonqs/CDmIp8l95z9d1PVnH5NDeHbYnw6l Fr0BfxRviTaybslmVTkoe+TrAcqoaokIC1kcJevj6J9fXNq2NGWP8EydFaVf3iNxtvDs FyNXKWuO5tH+z6PCOUX6JvQemcnNsc9wwOgG97uiDnN5CdVb7+uIN+wSprh91L8Cwqnv N44A== X-Gm-Message-State: AO0yUKXnb9gyYBsLto2uSst6VuRWm0gk73kVEZd79CfCNB33dYa7bT7t ksy8Ni2XUhz6R3ZYsNv2kg0NKhuqBYWgvc6c X-Google-Smtp-Source: AK7set/GF3TwWrgQzz/XCg0dV9elDDSxv+RBHCVujE9/jndkXbNAkaQjYGY/j5WsAuQHUHjwiemuVg== X-Received: by 2002:a17:906:4cc1:b0:887:2267:c0a0 with SMTP id q1-20020a1709064cc100b008872267c0a0mr266752ejt.21.1675210144832; Tue, 31 Jan 2023 16:09:04 -0800 (PST) Received: from localhost.localdomain (abyl20.neoplus.adsl.tpnet.pl. [83.9.31.20]) by smtp.gmail.com with ESMTPSA id o13-20020a056402038d00b0049622a61f8fsm5681364edv.30.2023.01.31.16.09.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 31 Jan 2023 16:09:04 -0800 (PST) From: Konrad Dybcio To: linux-arm-msm@vger.kernel.org, andersson@kernel.org, agross@kernel.org, krzysztof.kozlowski@linaro.org Cc: marijn.suijten@somainline.org, Konrad Dybcio , Catalin Marinas , Will Deacon , Marc Zyngier , James Morse , D Scott Phillips , Michal Orzel , Linu Cherian , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2] arm64: Add a couple of missing part numbers Date: Wed, 1 Feb 2023 01:09:00 +0100 Message-Id: <20230201000900.3150295-1-konrad.dybcio@linaro.org> X-Mailer: git-send-email 2.39.1 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Add Cortex X1C and add/clarify various recent Qualcomm Kryo cores, which almost exclusively mimic ARM IDs nowadays. Signed-off-by: Konrad Dybcio --- v1 -> v2: - Don't change the name of QCOM_CPU_PART_KRYO_4XX_SILVER arch/arm64/include/asm/cputype.h | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h index 683ca3af4084..a4260d3194fc 100644 --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -84,6 +84,7 @@ #define ARM_CPU_PART_CORTEX_X2 0xD48 #define ARM_CPU_PART_NEOVERSE_N2 0xD49 #define ARM_CPU_PART_CORTEX_A78C 0xD4B +#define ARM_CPU_PART_CORTEX_X1C 0xD4C #define APM_CPU_PART_POTENZA 0x000 @@ -107,9 +108,17 @@ #define QCOM_CPU_PART_KRYO 0x200 #define QCOM_CPU_PART_KRYO_2XX_GOLD 0x800 #define QCOM_CPU_PART_KRYO_2XX_SILVER 0x801 +#define QCOM_CPU_PART_KRYO_3XX_GOLD 0x802 #define QCOM_CPU_PART_KRYO_3XX_SILVER 0x803 #define QCOM_CPU_PART_KRYO_4XX_GOLD 0x804 #define QCOM_CPU_PART_KRYO_4XX_SILVER 0x805 +#define QCOM_CPU_PART_KRYO_5XX_GOLD ARM_CPU_PART_CORTEX_A77 +#define QCOM_CPU_PART_KRYO_6XX_GOLD ARM_CPU_PART_CORTEX_A78 +#define QCOM_CPU_PART_KRYO_6XX_GOLDPLUS ARM_CPU_PART_CORTEX_X1 +#define QCOM_CPU_PART_KRYO_6XX_SILVER_V1 ARM_CPU_PART_CORTEX_A55 +#define QCOM_CPU_PART_KRYO_7XX_GOLD ARM_CPU_PART_CORTEX_A710 +#define QCOM_CPU_PART_KRYO_7XX_GOLDPLUS ARM_CPU_PART_CORTEX_X2 +#define QCOM_CPU_PART_KRYO_7XX_SILVER ARM_CPU_PART_CORTEX_A510 #define NVIDIA_CPU_PART_DENVER 0x003 #define NVIDIA_CPU_PART_CARMEL 0x004