From patchwork Wed Jun 26 14:46:40 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Daniel Lezcano X-Patchwork-Id: 167814 Delivered-To: patch@linaro.org Received: by 2002:ac9:6410:0:0:0:0:0 with SMTP id r16csp870907ock; Wed, 26 Jun 2019 07:47:39 -0700 (PDT) X-Google-Smtp-Source: APXvYqxUSjY9Lfm4FSIwIi6o6uqLbQEmhWXzLp6QpWGSKW/EnLHT+n14L3yzlwe/NvIvJP2vUjWz X-Received: by 2002:a63:1261:: with SMTP id 33mr3442277pgs.247.1561560459680; Wed, 26 Jun 2019 07:47:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1561560459; cv=none; d=google.com; s=arc-20160816; b=rmVtVCN9J0+9q0yekabvTwZI7ooJTjBOD9dV48gOxNjFV0DQLr5iK6z04W7UcrQh8l vGH7nO7BsHhzPfsI5WdH/TMU3Rwg1zdZWjx8txEx82StLIgLHWKoCu1X2TJ1mSlvFRiX PgkCScKzznn+HoXCgupJc9fufdUg6DMEVjNxHd6LDGeWAeKtpv8Gpx/Ea6eYEyRE7vUg rBNwyDBFoOrFW06tEq8NVbt6op7Or4DVeP07PtvqHsXpMVIrEhWyr/XHYOPNb3zS3pjm 4MZL2HIE04zYlF2lHkRhwWpUjlcDlRIY001M7DHWpP8RY2GA5hiL/BJPI79Y54sERNA5 hnsg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=xsTfqRnHu+yQAKX4GSdpcV7YIOXv0BcnKYn3cggw+uw=; b=vT95/z05un2dKbV+tTZv/7ivUCgfCmT1u2TE7aErrgXCzk9/1IzdoCDBjsXob7yPV/ 4klpVIZzRmyFdZPaXpuQM9dPFEINxRk3dVMzWu3rxuIin070apCcMrHYsAjKMzXt0d4X jp4BG4aeCwfPGzhMiZB05VHp3kZbo2MzCdx+1HeZbREtOAu8SZi/AdyBDy0/xFu2meZn rk+vD67r49Kq97b9Ux3rp8UnLLb6UBHeGYk6Spa6GeMouqw17CRyEZaClt6w8CnpuHDo fj1o8GApvKmzLYLlnprkQx4y35wlu243fkSoPyl8vSFlOtltV76zkKhXGyVN3HhPbJnF /c+Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=uCMX4F8i; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r12si2114691pjp.56.2019.06.26.07.47.39; Wed, 26 Jun 2019 07:47:39 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=uCMX4F8i; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728310AbfFZOri (ORCPT + 8 others); Wed, 26 Jun 2019 10:47:38 -0400 Received: from mail-wm1-f65.google.com ([209.85.128.65]:33672 "EHLO mail-wm1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728302AbfFZOrh (ORCPT ); Wed, 26 Jun 2019 10:47:37 -0400 Received: by mail-wm1-f65.google.com with SMTP id h19so4833659wme.0 for ; Wed, 26 Jun 2019 07:47:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=xsTfqRnHu+yQAKX4GSdpcV7YIOXv0BcnKYn3cggw+uw=; b=uCMX4F8iGggQQEfo1YHDs45vJQldgTNLLEWqA4bs5uJ8rgruvQst/74UEEZ2RuIn0U 3xs4hD0OgMFKcfgRUhQZO+1778f1C383ur2O5UOslKkS2Yy+sPQqJpmBEYv0bJKsKNd0 m4Rph0JSrHIzvhZp0txs0xx4bnu9I4a+ekrRKxBcXIjRguk84EdWFaJNJO48kOrazebt nGA91F8hY/grVHXOzwDUdCChFzqLm5QD3FVjAlfrR6DvunWUhV9HgR74dN64hJRJbD59 JsN8aVDRXbIT8PWUmPmBDTjnVEy/kOBhEoKxdO7d6HnvE8sfN/7AEBgN4URyIlBE22Ux m1sA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=xsTfqRnHu+yQAKX4GSdpcV7YIOXv0BcnKYn3cggw+uw=; b=tbwmAZDUTkciHLEC5lHtepXdHk3z2tj2VR3yOlL4ncOErkf+QiTcEf1gIb0/kFtGsd nWJaU2hYEH4935MHhp+Pr+rWFgeq6tzi6MvYbNfCsTtrURhbzRkEfiWHb2kVV/a0GF+b TZ29Bq/fAOW4iIQOjC2UrM+KuImYzevRg2qQagx8kxzlQ/VPHg8zJt76x5OB4B8WWdz9 Kq/4KkfmLfCyYu/JWxEKZ4L+VW80gPF2O00Ptyoh3+m52OpasQ2kaBe02xhReZ4LyBKE J0JO0jXsQzReC6H7oWRUWZFf1p9MflTVd7bV+slCfTEcZ2RQ8iG7kLWdzISJ0O7JI+Jx +IKA== X-Gm-Message-State: APjAAAW3I2RX3mGOjuTk3dOcXqePzNoDmRPly4/aqYAt4681TizqB4bt 84PTthsKQxhKoGFFVckFRArMEQ== X-Received: by 2002:a05:600c:2383:: with SMTP id m3mr2975708wma.20.1561560455437; Wed, 26 Jun 2019 07:47:35 -0700 (PDT) Received: from mai.imgcgcw.net (26.92.130.77.rev.sfr.net. [77.130.92.26]) by smtp.gmail.com with ESMTPSA id h84sm2718557wmf.43.2019.06.26.07.47.33 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 26 Jun 2019 07:47:34 -0700 (PDT) From: Daniel Lezcano To: tglx@linutronix.de Cc: linux-kernel@vger.kernel.org, Bai Ping , Rob Herring , Mark Rutland , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team , devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-arm-kernel@lists.infradead.org (moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE) Subject: [PATCH 14/25] clocksource/drivers/sysctr: Add nxp system counter timer driver support Date: Wed, 26 Jun 2019 16:46:40 +0200 Message-Id: <20190626144651.16742-14-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190626144651.16742-1-daniel.lezcano@linaro.org> References: <20190626144651.16742-1-daniel.lezcano@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Bai Ping The system counter (sys_ctr) is a programmable system counter which provides a shared time base to the Cortex A15, A7, A53 etc cores. It is intended for use in applications where the counter is always powered on and supports multiple, unrelated clocks. The sys_ctr hardware supports: - 56-bit counter width (roll-over time greater than 40 years) - compare frame(64-bit compare value) contains programmable interrupt generation when compare value <= counter value. [dlezcano] Fixed over 80 chars length warning Signed-off-by: Bai Ping Signed-off-by: Daniel Lezcano --- .../bindings/timer/nxp,sysctr-timer.txt | 25 +++ drivers/clocksource/Kconfig | 7 + drivers/clocksource/Makefile | 1 + drivers/clocksource/timer-imx-sysctr.c | 145 ++++++++++++++++++ 4 files changed, 178 insertions(+) create mode 100644 Documentation/devicetree/bindings/timer/nxp,sysctr-timer.txt create mode 100644 drivers/clocksource/timer-imx-sysctr.c -- 2.17.1 diff --git a/Documentation/devicetree/bindings/timer/nxp,sysctr-timer.txt b/Documentation/devicetree/bindings/timer/nxp,sysctr-timer.txt new file mode 100644 index 000000000000..d57659996d62 --- /dev/null +++ b/Documentation/devicetree/bindings/timer/nxp,sysctr-timer.txt @@ -0,0 +1,25 @@ +NXP System Counter Module(sys_ctr) + +The system counter(sys_ctr) is a programmable system counter which provides +a shared time base to Cortex A15, A7, A53, A73, etc. it is intended for use in +applications where the counter is always powered and support multiple, +unrelated clocks. The compare frame inside can be used for timer purpose. + +Required properties: + +- compatible : should be "nxp,sysctr-timer" +- reg : Specifies the base physical address and size of the comapre + frame and the counter control, read & compare. +- interrupts : should be the first compare frames' interrupt +- clocks : Specifies the counter clock. +- clock-names: Specifies the clock's name of this module + +Example: + + system_counter: timer@306a0000 { + compatible = "nxp,sysctr-timer"; + reg = <0x306a0000 0x20000>;/* system-counter-rd & compare */ + clocks = <&clk_8m>; + clock-names = "per"; + interrupts = ; + }; diff --git a/drivers/clocksource/Kconfig b/drivers/clocksource/Kconfig index d17a347e813a..e9936992934a 100644 --- a/drivers/clocksource/Kconfig +++ b/drivers/clocksource/Kconfig @@ -617,6 +617,13 @@ config CLKSRC_IMX_TPM Enable this option to use IMX Timer/PWM Module (TPM) timer as clocksource. +config TIMER_IMX_SYS_CTR + bool "i.MX system counter timer" if COMPILE_TEST + select TIMER_OF + help + Enable this option to use i.MX system counter timer as a + clockevent. + config CLKSRC_ST_LPC bool "Low power clocksource found in the LPC" if COMPILE_TEST select TIMER_OF if OF diff --git a/drivers/clocksource/Makefile b/drivers/clocksource/Makefile index 4145b21eaed3..0939886b305f 100644 --- a/drivers/clocksource/Makefile +++ b/drivers/clocksource/Makefile @@ -74,6 +74,7 @@ obj-$(CONFIG_CLKSRC_MIPS_GIC) += mips-gic-timer.o obj-$(CONFIG_CLKSRC_TANGO_XTAL) += timer-tango-xtal.o obj-$(CONFIG_CLKSRC_IMX_GPT) += timer-imx-gpt.o obj-$(CONFIG_CLKSRC_IMX_TPM) += timer-imx-tpm.o +obj-$(CONFIG_TIMER_IMX_SYS_CTR) += timer-imx-sysctr.o obj-$(CONFIG_ASM9260_TIMER) += asm9260_timer.o obj-$(CONFIG_H8300_TMR8) += h8300_timer8.o obj-$(CONFIG_H8300_TMR16) += h8300_timer16.o diff --git a/drivers/clocksource/timer-imx-sysctr.c b/drivers/clocksource/timer-imx-sysctr.c new file mode 100644 index 000000000000..fd7d68066efb --- /dev/null +++ b/drivers/clocksource/timer-imx-sysctr.c @@ -0,0 +1,145 @@ +// SPDX-License-Identifier: GPL-2.0+ +// +// Copyright 2017-2019 NXP + +#include +#include +#include +#include + +#include "timer-of.h" + +#define CMP_OFFSET 0x10000 + +#define CNTCV_LO 0x8 +#define CNTCV_HI 0xc +#define CMPCV_LO (CMP_OFFSET + 0x20) +#define CMPCV_HI (CMP_OFFSET + 0x24) +#define CMPCR (CMP_OFFSET + 0x2c) + +#define SYS_CTR_EN 0x1 +#define SYS_CTR_IRQ_MASK 0x2 + +static void __iomem *sys_ctr_base; +static u32 cmpcr; + +static void sysctr_timer_enable(bool enable) +{ + writel(enable ? cmpcr | SYS_CTR_EN : cmpcr, sys_ctr_base + CMPCR); +} + +static void sysctr_irq_acknowledge(void) +{ + /* + * clear the enable bit(EN =0) will clear + * the status bit(ISTAT = 0), then the interrupt + * signal will be negated(acknowledged). + */ + sysctr_timer_enable(false); +} + +static inline u64 sysctr_read_counter(void) +{ + u32 cnt_hi, tmp_hi, cnt_lo; + + do { + cnt_hi = readl_relaxed(sys_ctr_base + CNTCV_HI); + cnt_lo = readl_relaxed(sys_ctr_base + CNTCV_LO); + tmp_hi = readl_relaxed(sys_ctr_base + CNTCV_HI); + } while (tmp_hi != cnt_hi); + + return ((u64) cnt_hi << 32) | cnt_lo; +} + +static int sysctr_set_next_event(unsigned long delta, + struct clock_event_device *evt) +{ + u32 cmp_hi, cmp_lo; + u64 next; + + sysctr_timer_enable(false); + + next = sysctr_read_counter(); + + next += delta; + + cmp_hi = (next >> 32) & 0x00fffff; + cmp_lo = next & 0xffffffff; + + writel_relaxed(cmp_hi, sys_ctr_base + CMPCV_HI); + writel_relaxed(cmp_lo, sys_ctr_base + CMPCV_LO); + + sysctr_timer_enable(true); + + return 0; +} + +static int sysctr_set_state_oneshot(struct clock_event_device *evt) +{ + return 0; +} + +static int sysctr_set_state_shutdown(struct clock_event_device *evt) +{ + sysctr_timer_enable(false); + + return 0; +} + +static irqreturn_t sysctr_timer_interrupt(int irq, void *dev_id) +{ + struct clock_event_device *evt = dev_id; + + sysctr_irq_acknowledge(); + + evt->event_handler(evt); + + return IRQ_HANDLED; +} + +static struct timer_of to_sysctr = { + .flags = TIMER_OF_IRQ | TIMER_OF_CLOCK | TIMER_OF_BASE, + .clkevt = { + .name = "i.MX system counter timer", + .features = CLOCK_EVT_FEAT_ONESHOT | + CLOCK_EVT_FEAT_DYNIRQ, + .set_state_oneshot = sysctr_set_state_oneshot, + .set_next_event = sysctr_set_next_event, + .set_state_shutdown = sysctr_set_state_shutdown, + .rating = 200, + }, + .of_irq = { + .handler = sysctr_timer_interrupt, + .flags = IRQF_TIMER | IRQF_IRQPOLL, + }, + .of_clk = { + .name = "per", + }, +}; + +static void __init sysctr_clockevent_init(void) +{ + to_sysctr.clkevt.cpumask = cpumask_of(0); + + clockevents_config_and_register(&to_sysctr.clkevt, + timer_of_rate(&to_sysctr), + 0xff, 0x7fffffff); +} + +static int __init sysctr_timer_init(struct device_node *np) +{ + int ret = 0; + + ret = timer_of_init(np, &to_sysctr); + if (ret) + return ret; + + sys_ctr_base = timer_of_base(&to_sysctr); + cmpcr = readl(sys_ctr_base + CMPCR); + cmpcr &= ~SYS_CTR_EN; + + sysctr_clockevent_init(); + + return 0; +} +TIMER_OF_DECLARE(sysctr_timer, "nxp,sysctr-timer", sysctr_timer_init);