From patchwork Fri Sep 20 21:52:22 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Amit Kucheria X-Patchwork-Id: 174169 Delivered-To: patch@linaro.org Received: by 2002:a92:7e96:0:0:0:0:0 with SMTP id q22csp3032614ill; Fri, 20 Sep 2019 14:53:44 -0700 (PDT) X-Google-Smtp-Source: APXvYqwvUZxaAavPIa9te7LT0AdoQxgty4wdoMT3Fz4ZtdjS5q6LB3tqKABWS3Zp4Gjk+uebQ0bw X-Received: by 2002:a05:6402:290:: with SMTP id l16mr21922766edv.178.1569016424567; Fri, 20 Sep 2019 14:53:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1569016424; cv=none; d=google.com; s=arc-20160816; b=CfSBU7cjSboSFvEOSPu9rIp+6anwYB0sK9cF33BsYFkM0ki2qKB+e0Ch2aPT5WtKTD j45QFD3bCObZRPGKH0xDsXOC45HJgVH2vQDxzOACE0Brx/8SdUVLKiRTza8mkZcP+C+/ GXMuJLKIZ/+7tnPyJYJQ113tnM5dXNdrO9vlf4lExesjiPK5DfUNOIOvrYm9SZjZbu// 9HtVDLJoT+TA+9AuwM+f0frGSFKvNvOfzanaHb0xqTDa1ESBlEHWGB78IO7yHtAQgdIa KpehiUffO/FPqcT1zxU5x4hRRo2Jm1CzoGeYKJcC2SU61M5Kb8NXJxXgBvdMN7matIrx nr/Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature; bh=EisBycQfg22rkqlbD/WfJdnqHrhEo+fDOE2xHm2q2PU=; b=om+Kr/1l6Y2MWHjOl+FidX13FT+zElrHfYHi5wSuECGMYVYsZ19xHv2B3qXUM0kA9x 3oT9pNrxWh6UO1kuB7uqcbkqkqp9TkRbwVBw9mzoamfHLonm2szh6rAEGs24cqSz/I9B 9N5rYO5EQzw4n6duHrkPCZsRMpE4qwl2tz2/XOGEkx2aN50zshYT12R9ojJqNWEWy/hR DYsklR4Ca9vRrvpaC5ktyf4jmYcQOY5/WA2iFENcwRa35K99mlCOVr/C2MO0s/Q5yO7T tvHvk1LOvwgtGz2ISrhTz+pHHly/IfHjqt+NFLdaQLdez5KR/O1NZ/RPkH7qn3nrY7rp YAyQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=cgaqhj0g; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 2si1860705ejq.243.2019.09.20.14.53.44; Fri, 20 Sep 2019 14:53:44 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=cgaqhj0g; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728688AbfITVw6 (ORCPT + 8 others); Fri, 20 Sep 2019 17:52:58 -0400 Received: from mail-pf1-f196.google.com ([209.85.210.196]:40773 "EHLO mail-pf1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728803AbfITVw5 (ORCPT ); Fri, 20 Sep 2019 17:52:57 -0400 Received: by mail-pf1-f196.google.com with SMTP id x127so5391351pfb.7 for ; Fri, 20 Sep 2019 14:52:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=EisBycQfg22rkqlbD/WfJdnqHrhEo+fDOE2xHm2q2PU=; b=cgaqhj0gUrKqsx+oAGu8MgcFUf6Io7Cz60RPQmsT0FNbIP/mhtP6lRNvFzCPqbb8Uk EmeLkdbsmqyoV3UBufEATqAvgdNXReHWx9EGzBpF4PtXS+dXW8pulSeUgdxWXBBCDxD3 tQDKQQ0M9M1owHUyZ7L8Siq5LqQGlL7Iaiqbo9G1uxjAJ94HJf7+PHDtSj6/dhq8Tl1s ut1QkejBvaezdJKDQQvnYRsmozS2LVp2xsPTXLC8zQGo24yANgPViXQhSnud+WUyxvYF BPTJpJWLijVr/mAzy/ZIMYrtedDfxYdhjO77n48EutUmaikbyXlED0JxugzYkZiYj3nk X9uA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=EisBycQfg22rkqlbD/WfJdnqHrhEo+fDOE2xHm2q2PU=; b=cnddy5ssZFeijUuNJ14Rcfjnmmf0NyosLWIYLq7v2Dq1J5J/fSEbZj8+m2AagGirFC G2ZpG/DsSBUufr3w1l6IaJ2f1eXmfwairdadG+K0iO7ACkXUEGwmKlAK21G0MtG7Xgx0 9X8MMRbMLuzb9YBIe3bFbiZ4L/ErAN8RY8Ou8huiDqzi3VGvo2e2EgnoBPi5ILkajzsq 00ady8nMEJ20y8jT/MPxohkosYf5rj66fwNlgQ5MnX9zsME4MKw86TE+tOvBAreiMyec SFG/9fsfEjW1703EKgfHCAYVoXE5D8raEvBfd2Z19dhiE1KagOlhfWX1x2vGv2X8eplv GZmg== X-Gm-Message-State: APjAAAWCJyMhRfQG6cNYQVS5n9qplnEa8I2G9Vlz11q9BIFT6dhT4cO4 XeZN6kQMg3R6lUmOZKMbIghjxQ== X-Received: by 2002:aa7:8c19:: with SMTP id c25mr19340570pfd.150.1569016375721; Fri, 20 Sep 2019 14:52:55 -0700 (PDT) Received: from localhost (wsip-98-175-107-49.sd.sd.cox.net. [98.175.107.49]) by smtp.gmail.com with ESMTPSA id h4sm2798527pgg.81.2019.09.20.14.52.54 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 20 Sep 2019 14:52:55 -0700 (PDT) From: Amit Kucheria To: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, bjorn.andersson@linaro.org, edubezval@gmail.com, agross@kernel.org, masneyb@onstation.org, swboyd@chromium.org, Daniel Lezcano , Mark Rutland , Rob Herring , Zhang Rui Cc: linux-pm@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH v4 07/15] dt-bindings: thermal: tsens: Convert over to a yaml schema Date: Fri, 20 Sep 2019 14:52:22 -0700 Message-Id: <805a2ae9c95f41dc733ccc80346941998e1b230c.1569015835.git.amit.kucheria@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: References: In-Reply-To: References: Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Older IP only supports the 'uplow' interrupt, but newer IP supports 'uplow' and 'critical' interrupts. Document interrupt support in the tsens driver by converting over to a YAML schema. Suggested-by: Stephen Boyd Signed-off-by: Amit Kucheria --- .../bindings/thermal/qcom-tsens.txt | 55 ------ .../bindings/thermal/qcom-tsens.yaml | 168 ++++++++++++++++++ MAINTAINERS | 1 + 3 files changed, 169 insertions(+), 55 deletions(-) delete mode 100644 Documentation/devicetree/bindings/thermal/qcom-tsens.txt create mode 100644 Documentation/devicetree/bindings/thermal/qcom-tsens.yaml -- 2.17.1 Reviewed-by: Rob Herring diff --git a/Documentation/devicetree/bindings/thermal/qcom-tsens.txt b/Documentation/devicetree/bindings/thermal/qcom-tsens.txt deleted file mode 100644 index 673cc1831ee9..000000000000 --- a/Documentation/devicetree/bindings/thermal/qcom-tsens.txt +++ /dev/null @@ -1,55 +0,0 @@ -* QCOM SoC Temperature Sensor (TSENS) - -Required properties: -- compatible: - Must be one of the following: - - "qcom,msm8916-tsens" (MSM8916) - - "qcom,msm8974-tsens" (MSM8974) - - "qcom,msm8996-tsens" (MSM8996) - - "qcom,qcs404-tsens", "qcom,tsens-v1" (QCS404) - - "qcom,msm8998-tsens", "qcom,tsens-v2" (MSM8998) - - "qcom,sdm845-tsens", "qcom,tsens-v2" (SDM845) - The generic "qcom,tsens-v2" property must be used as a fallback for any SoC - with version 2 of the TSENS IP. MSM8996 is the only exception because the - generic property did not exist when support was added. - Similarly, the generic "qcom,tsens-v1" property must be used as a fallback for - any SoC with version 1 of the TSENS IP. - -- reg: Address range of the thermal registers. - New platforms containing v2.x.y of the TSENS IP must specify the SROT and TM - register spaces separately, with order being TM before SROT. - See Example 2, below. - -- #thermal-sensor-cells : Should be 1. See ./thermal.txt for a description. -- #qcom,sensors: Number of sensors in tsens block -- Refer to Documentation/devicetree/bindings/nvmem/nvmem.txt to know how to specify -nvmem cells - -Example 1 (legacy support before a fallback tsens-v2 property was introduced): -tsens: thermal-sensor@900000 { - compatible = "qcom,msm8916-tsens"; - reg = <0x4a8000 0x2000>; - nvmem-cells = <&tsens_caldata>, <&tsens_calsel>; - nvmem-cell-names = "caldata", "calsel"; - #thermal-sensor-cells = <1>; - }; - -Example 2 (for any platform containing v2 of the TSENS IP): -tsens0: thermal-sensor@c263000 { - compatible = "qcom,sdm845-tsens", "qcom,tsens-v2"; - reg = <0xc263000 0x1ff>, /* TM */ - <0xc222000 0x1ff>; /* SROT */ - #qcom,sensors = <13>; - #thermal-sensor-cells = <1>; - }; - -Example 3 (for any platform containing v1 of the TSENS IP): -tsens: thermal-sensor@4a9000 { - compatible = "qcom,qcs404-tsens", "qcom,tsens-v1"; - reg = <0x004a9000 0x1000>, /* TM */ - <0x004a8000 0x1000>; /* SROT */ - nvmem-cells = <&tsens_caldata>; - nvmem-cell-names = "calib"; - #qcom,sensors = <10>; - #thermal-sensor-cells = <1>; - }; diff --git a/Documentation/devicetree/bindings/thermal/qcom-tsens.yaml b/Documentation/devicetree/bindings/thermal/qcom-tsens.yaml new file mode 100644 index 000000000000..23afc7bf5a44 --- /dev/null +++ b/Documentation/devicetree/bindings/thermal/qcom-tsens.yaml @@ -0,0 +1,168 @@ +# SPDX-License-Identifier: (GPL-2.0 OR MIT) +# Copyright 2019 Linaro Ltd. +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/thermal/qcom-tsens.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: QCOM SoC Temperature Sensor (TSENS) + +maintainers: + - Amit Kucheria + +description: | + QCOM SoCs have TSENS IP to allow temperature measurement. There are currently + three distinct major versions of the IP that is supported by a single driver. + The IP versions are named v0.1, v1 and v2 in the driver, where v0.1 captures + everything before v1 when there was no versioning information. + +properties: + compatible: + oneOf: + - description: v0.1 of TSENS + items: + - enum: + - qcom,msm8916-tsens + - qcom,msm8974-tsens + - const: qcom,tsens-v0_1 + + - description: v1 of TSENS + items: + - enum: + - qcom,qcs404-tsens + - const: qcom,tsens-v1 + + - description: v2 of TSENS + items: + - enum: + - qcom,msm8996-tsens + - qcom,msm8998-tsens + - qcom,sdm845-tsens + - const: qcom,tsens-v2 + + reg: + maxItems: 2 + items: + - description: TM registers + - description: SROT registers + + nvmem-cells: + minItems: 1 + maxItems: 2 + description: + Reference to an nvmem node for the calibration data + + nvmem-cells-names: + minItems: 1 + maxItems: 2 + items: + - enum: + - caldata + - calsel + + "#qcom,sensors": + allOf: + - $ref: /schemas/types.yaml#/definitions/uint32 + - minimum: 1 + - maximum: 16 + description: + Number of sensors enabled on this platform + + "#thermal-sensor-cells": + const: 1 + description: + Number of cells required to uniquely identify the thermal sensors. Since + we have multiple sensors this is set to 1 + +allOf: + - if: + properties: + compatible: + contains: + enum: + - qcom,msm8916-tsens + - qcom,msm8974-tsens + - qcom,qcs404-tsens + - qcom,tsens-v0_1 + - qcom,tsens-v1 + then: + properties: + interrupts: + items: + - description: Combined interrupt if upper or lower threshold crossed + interrupt-names: + items: + - const: uplow + + else: + properties: + interrupts: + items: + - description: Combined interrupt if upper or lower threshold crossed + - description: Interrupt if critical threshold crossed + interrupt-names: + items: + - const: uplow + - const: critical + +required: + - compatible + - reg + - "#qcom,sensors" + - interrupts + - interrupt-names + - "#thermal-sensor-cells" + +examples: + - | + #include + // Example 1 (legacy: for pre v1 IP): + tsens1: thermal-sensor@900000 { + compatible = "qcom,msm8916-tsens", "qcom,tsens-v0_1"; + reg = <0x4a9000 0x1000>, /* TM */ + <0x4a8000 0x1000>; /* SROT */ + + nvmem-cells = <&tsens_caldata>, <&tsens_calsel>; + nvmem-cell-names = "caldata", "calsel"; + + interrupts = ; + interrupt-names = "uplow"; + + #qcom,sensors = <5>; + #thermal-sensor-cells = <1>; + }; + + - | + #include + // Example 2 (for any platform containing v1 of the TSENS IP): + tsens2: thermal-sensor@4a9000 { + compatible = "qcom,qcs404-tsens", "qcom,tsens-v1"; + reg = <0x004a9000 0x1000>, /* TM */ + <0x004a8000 0x1000>; /* SROT */ + + nvmem-cells = <&tsens_caldata>; + nvmem-cell-names = "calib"; + + interrupts = ; + interrupt-names = "uplow"; + + #qcom,sensors = <10>; + #thermal-sensor-cells = <1>; + }; + + - | + #include + // Example 3 (for any platform containing v2 of the TSENS IP): + tsens3: thermal-sensor@c263000 { + compatible = "qcom,sdm845-tsens", "qcom,tsens-v2"; + reg = <0xc263000 0x1ff>, + <0xc222000 0x1ff>; + + interrupts = , + ; + interrupt-names = "uplow", "critical"; + + #qcom,sensors = <13>; + #thermal-sensor-cells = <1>; + }; +... diff --git a/MAINTAINERS b/MAINTAINERS index e7a47b5210fd..ff757a4a060c 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -13360,6 +13360,7 @@ L: linux-pm@vger.kernel.org L: linux-arm-msm@vger.kernel.org S: Maintained F: drivers/thermal/qcom/ +F: Documentation/devicetree/bindings/thermal/qcom-tsens.yaml QUALCOMM VENUS VIDEO ACCELERATOR DRIVER M: Stanimir Varbanov From patchwork Fri Sep 20 21:52:23 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Amit Kucheria X-Patchwork-Id: 174161 Delivered-To: patch@linaro.org Received: by 2002:a92:7e96:0:0:0:0:0 with SMTP id q22csp3031903ill; Fri, 20 Sep 2019 14:53:03 -0700 (PDT) X-Google-Smtp-Source: APXvYqyPVa31pEiQvvgbgkhRifTkZv0m2PbKx9jSBX+4oZ9YvJYfUj3p31wckdEBUtZtSFUvcJYJ X-Received: by 2002:a17:906:7d0:: with SMTP id m16mr8148222ejc.95.1569016382961; Fri, 20 Sep 2019 14:53:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1569016382; cv=none; d=google.com; s=arc-20160816; b=cyECh2I8/+V8JgJqrMQOlaQbwjuYJ6qIZGV4W37CcS2oDc8/td46h93ewZSDqmManx BbjHVVb1B69sItcogbGPLoJEBEfOm0lbE5N64N87BlE8HMJFAvUvkXc/0TbObI6eNP1A FIJOLklXCi8gnA846d+PormjLRFT+2wJ7WpD/jqprJ85bos83MviSV9CLOPLrPqmEPn4 BleKLhQTncxuVv8m7JOYPw1FUyAYF3ScH97u0ICFO4QIwJMtjQs0v3jLy+Qf8FqIT7KA QBsn9DOgNUPvjGT7Spft4a569y9Ow9TOSAaeDImTqqzcNwOQzaLnsSOXS2VbFg3vmRT/ yEcg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature; bh=lIlDkOFMtaJ7NzGQY3181qnj2S+zXBje3XXKns63Nkk=; b=fRdCDVo1NvQnTVz6gMokZLQ1CUExOs6mZasVmKe6CHqlwGfwfAymZzHtaRs2VqqvoQ eaSlJS6ov6MvJzqepaRWcOHTmJV6xnias6us8yTN11lPDchvmQH8llydZP0D4OLZUPHf BzLastCZBLI9myIFkJZ82O9GNPf6EPR68C1vz2780zEN0Zh9+5ap/zPYGfLYwoq7+GF6 6gJktWSAxi6kAZB0wL+PllN1Hk4H79vvEFBpJWr3VUMkjygqc40nauLzVZipf8o7503u QiYMIRLy/uunLNQ9s9mg1X8URBpwkWZnqF1Stn63yzFeBJfDr7gH4ZUHwc5BigjaUqqa mlcw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=iLk6M9yo; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q25si2307963edb.159.2019.09.20.14.53.02; Fri, 20 Sep 2019 14:53:02 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=iLk6M9yo; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729570AbfITVw7 (ORCPT + 8 others); Fri, 20 Sep 2019 17:52:59 -0400 Received: from mail-pf1-f195.google.com ([209.85.210.195]:43321 "EHLO mail-pf1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729056AbfITVw6 (ORCPT ); Fri, 20 Sep 2019 17:52:58 -0400 Received: by mail-pf1-f195.google.com with SMTP id a2so5384297pfo.10 for ; Fri, 20 Sep 2019 14:52:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=lIlDkOFMtaJ7NzGQY3181qnj2S+zXBje3XXKns63Nkk=; b=iLk6M9yokg2PkAgWyqROr8nxnJojb8gm8FvZzMzGXzg28At8IShyjre9xcrGdm6M2l aaIr3ioIJ5KFHusyGuHAsmPKQX0ZHrPeQk2T1OsTitUuVQDqju5Ho+tCMsIvwKc+cCsw vCye5kDnlhHiexDE+3NGSyUkNX1MEqAXkZwZXk4czgRLnS/BHSnvtuF3fHdLW8Ao2ojV 7cg8EQA+BT4JxRE/3/tZXPyZis4yZs75H4Sk8+K8jK1q8l0bgRA5XIYoozP4GPbDJrnr zjbe08kYOWg8IPyKxIr5yulX8uZUiSmcJF9/rkQfo2zLD9ZLIl0Huu0zoIdLlPkHajyh ZM+g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=lIlDkOFMtaJ7NzGQY3181qnj2S+zXBje3XXKns63Nkk=; b=nZs/vS5qsjkyu6XEC6TRpkDN2JHcNFzHNlhHS7c4DK+JHdrb9P0ordXz5wG1D9c6s1 rYmOAnGNI4fE6eK1gN9jc4ZP8aHtfSPoTyuoG+13l5pjBJHoEqLg2xkfcGyF5zvjvldv YiTDjfXDpeAny92JtAfNbhlH6RHpbZ5yW6OmtgPU0EnkZM7D0no2fLp3NOLgC09VNm+c qrzWk7sXWdvc9uTZ9RJeffAISrAPFRxFS+/7IU9WoaNaekfP+mlgrsLIPBxHL/QcDctm EeQRAXPShl51TlP8aLp1Q0gmWmf4IMeH1ivMdKTsj4ztIIT81i2cYoh4Nr6gPHbFfjr1 ykUg== X-Gm-Message-State: APjAAAXuHK62zLptsZ8vtQSQ2LgKTc5C4lk1apWCtxs+ijsJoO75NLCR /hb1/1PfguPLJ2AG00DlNnaEXg== X-Received: by 2002:a63:fd42:: with SMTP id m2mr10075685pgj.233.1569016377723; Fri, 20 Sep 2019 14:52:57 -0700 (PDT) Received: from localhost (wsip-98-175-107-49.sd.sd.cox.net. [98.175.107.49]) by smtp.gmail.com with ESMTPSA id 2sm3413281pfa.43.2019.09.20.14.52.56 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 20 Sep 2019 14:52:57 -0700 (PDT) From: Amit Kucheria To: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, bjorn.andersson@linaro.org, edubezval@gmail.com, agross@kernel.org, masneyb@onstation.org, swboyd@chromium.org, Daniel Lezcano , Mark Rutland , Rob Herring , Zhang Rui Cc: devicetree@vger.kernel.org Subject: [PATCH v4 08/15] arm64: dts: sdm845: thermal: Add interrupt support Date: Fri, 20 Sep 2019 14:52:23 -0700 Message-Id: X-Mailer: git-send-email 2.17.1 In-Reply-To: References: In-Reply-To: References: Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Register upper-lower interrupts for each of the two tsens controllers. Signed-off-by: Amit Kucheria Reviewed-by: Stephen Boyd --- arch/arm64/boot/dts/qcom/sdm845.dtsi | 88 +++++++++++++++------------- 1 file changed, 46 insertions(+), 42 deletions(-) -- 2.17.1 diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi index 4babff5f19b5..fdd74c39b744 100644 --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi @@ -2386,6 +2386,8 @@ reg = <0 0x0c263000 0 0x1ff>, /* TM */ <0 0x0c222000 0 0x1ff>; /* SROT */ #qcom,sensors = <13>; + interrupts = ; + interrupt-names = "uplow"; #thermal-sensor-cells = <1>; }; @@ -2394,6 +2396,8 @@ reg = <0 0x0c265000 0 0x1ff>, /* TM */ <0 0x0c223000 0 0x1ff>; /* SROT */ #qcom,sensors = <8>; + interrupts = ; + interrupt-names = "uplow"; #thermal-sensor-cells = <1>; }; @@ -2712,8 +2716,8 @@ thermal-zones { cpu0-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 1>; @@ -2756,8 +2760,8 @@ }; cpu1-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 2>; @@ -2800,8 +2804,8 @@ }; cpu2-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 3>; @@ -2844,8 +2848,8 @@ }; cpu3-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 4>; @@ -2888,8 +2892,8 @@ }; cpu4-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 7>; @@ -2932,8 +2936,8 @@ }; cpu5-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 8>; @@ -2976,8 +2980,8 @@ }; cpu6-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 9>; @@ -3020,8 +3024,8 @@ }; cpu7-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 10>; @@ -3064,8 +3068,8 @@ }; aoss0-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 0>; @@ -3079,8 +3083,8 @@ }; cluster0-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 5>; @@ -3099,8 +3103,8 @@ }; cluster1-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 6>; @@ -3119,8 +3123,8 @@ }; gpu-thermal-top { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 11>; @@ -3134,8 +3138,8 @@ }; gpu-thermal-bottom { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 12>; @@ -3149,8 +3153,8 @@ }; aoss1-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens1 0>; @@ -3164,8 +3168,8 @@ }; q6-modem-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens1 1>; @@ -3179,8 +3183,8 @@ }; mem-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens1 2>; @@ -3194,8 +3198,8 @@ }; wlan-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens1 3>; @@ -3209,8 +3213,8 @@ }; q6-hvx-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens1 4>; @@ -3224,8 +3228,8 @@ }; camera-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens1 5>; @@ -3239,8 +3243,8 @@ }; video-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens1 6>; @@ -3254,8 +3258,8 @@ }; modem-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens1 7>; From patchwork Fri Sep 20 21:52:25 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Amit Kucheria X-Patchwork-Id: 174163 Delivered-To: patch@linaro.org Received: by 2002:a92:7e96:0:0:0:0:0 with SMTP id q22csp3031974ill; Fri, 20 Sep 2019 14:53:06 -0700 (PDT) X-Google-Smtp-Source: APXvYqw2B7XYKV0UI72qMiSq4VWQr1+qnnQgwltY7pj8FkslMnxBElj43UuS/ftAgiXCpUEvWLnZ X-Received: by 2002:a17:906:bc2:: with SMTP id y2mr21318529ejg.148.1569016386781; Fri, 20 Sep 2019 14:53:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1569016386; cv=none; d=google.com; s=arc-20160816; b=Dx2DRU9YwxaRvTMMJahIx8JwB+jZh8egVQC5KGb5RNQ+UlAx30b/nrIKm5uBcQPnIg dsjLdFBgoDtVPIxoZL/aXCCAhw8Mf+7ncgAAFWtZtYcl01dNeAtcCIPOsqfiLsmBCVu/ 77M7jsM8X4OzAQOYBroyPdrqY4Hh6g91v0tDnmqhn2Gm46RoiCz4OhgvPTIHxdIxgG9h 3Ulv8GAzHnIYWtPttLKw043zSc07mypasZKdviBvlftycu0OFbxCKeUoixO6tJykKUvn ktOBmx4WcxpsjMRHroszj7uevlvDUCQOkhkCteHkupQMZRq/7gSMsUoz/Waiem/6DSNS f6oA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature; bh=Isun0qOvFl5yGlh0uKDNBw1zhfxGw2RqA1bx4RtUflg=; b=BOJ6soOT31INI9vQs/zZuGHyTK0b9jv6SnXTVMUkJb/5s+HXNP+ALF+kcGAxdY4b+s bpzrVYAxWLNdQHczCzTTm96VoCrmkP59rlZmyUomkPK5fHFRnS4JZzkQw5ynq89uAER5 LqtaGUyCGtIrOVG1eZVG81R0vpSNY2uPxhlOOgOjr3ZgZUGf14Z2qhZzTKGJX/itluKW P7v/9SX59ZhJjmqb6M1JFO3eu6JXU+jtgn136CHV1oF2NoVroIfVM1zq50x30DQ3s/d0 4lzLvU/o7oyjWixBiM2wsgodOPq6QOrV6IsgQnfeoc7DO8maJeEMEU7/r7T942pCJAFb TbgA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=lmroWQtm; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z55si2241928edz.254.2019.09.20.14.53.06; Fri, 20 Sep 2019 14:53:06 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=lmroWQtm; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730120AbfITVxF (ORCPT + 8 others); Fri, 20 Sep 2019 17:53:05 -0400 Received: from mail-pg1-f195.google.com ([209.85.215.195]:46633 "EHLO mail-pg1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729549AbfITVxD (ORCPT ); Fri, 20 Sep 2019 17:53:03 -0400 Received: by mail-pg1-f195.google.com with SMTP id a3so4541951pgm.13 for ; Fri, 20 Sep 2019 14:53:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=Isun0qOvFl5yGlh0uKDNBw1zhfxGw2RqA1bx4RtUflg=; b=lmroWQtmnHaKzAiUagioI9WyOd39w5ZRMVnckIvkTdUjBSFc7jf0d4ZwF9dAyT+33f O3GHCkMiT6kqBofsWJVkiP14UxzrbNLuwE132bg6eD5HEt/rwHLnBc+EF5ZFgswIuJEE Y2qh3ZkosUlXZrE/uwCOl8ahEI268eKFSVaktcttm4aTozD/muRi84PHa9PzTOaPV/DI GTasHpg37HjZAuBJyYBUs833BSiqyPLddsxboujJLnKDyyErsx5zF8vpR8kJYsec8ZTX kieqCZEMo6aJIyglvbp0t59M5Rn2wIY+bdwsHTaOiE5xZFMuN426puk7cAMscNinKi9H 4lKQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=Isun0qOvFl5yGlh0uKDNBw1zhfxGw2RqA1bx4RtUflg=; b=A5Q7eVfD3BUQcK0K9Bqc9TNGG0oP9wxxpFh0ZDtV9kKsz7fL8Xdvlx1fZLLOFu1a9b 7+6lGY7TSiC3dvw7+zMlorRU2C8dblzEnOKYHwqudGQSxQyHnsszARNaJwdsn0PDLTyr l1XP1euHARSwL0Tp0P8KKJbETaekEvBo3xuN75142/KfpE738030JOLkDH8cn4a3OV0m NZFdfWrlyiXmD7p6TXCw4bOIWsglmwzNSFg2y8ZD4Qam8n+O9WaCAIDoLCB9/29B6Tsn bus0LvpEFqf0wfXxOoutu8vsznCgwhPk+AetwjHeyn1EIr3ql7YgYkdHQmISq6IS4DYO ez4g== X-Gm-Message-State: APjAAAW5q58vr2YHVtPcOoDL8rCC+KohmVW7go4GeKLrCNxoGW0lQztQ ll5a+2I6xG6LKAgYKMm9kGMjYg== X-Received: by 2002:a63:d23:: with SMTP id c35mr17346918pgl.376.1569016382629; Fri, 20 Sep 2019 14:53:02 -0700 (PDT) Received: from localhost (wsip-98-175-107-49.sd.sd.cox.net. [98.175.107.49]) by smtp.gmail.com with ESMTPSA id q88sm3437524pjq.9.2019.09.20.14.53.01 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 20 Sep 2019 14:53:02 -0700 (PDT) From: Amit Kucheria To: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, bjorn.andersson@linaro.org, edubezval@gmail.com, agross@kernel.org, masneyb@onstation.org, swboyd@chromium.org, Daniel Lezcano , Mark Rutland , Rob Herring , Zhang Rui Cc: devicetree@vger.kernel.org Subject: [PATCH v4 10/15] arm64: dts: msm8998: thermal: Add interrupt support Date: Fri, 20 Sep 2019 14:52:25 -0700 Message-Id: X-Mailer: git-send-email 2.17.1 In-Reply-To: References: In-Reply-To: References: Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Register upper-lower interrupts for each of the two tsens controllers. Signed-off-by: Amit Kucheria --- arch/arm64/boot/dts/qcom/msm8998.dtsi | 82 ++++++++++++++------------- 1 file changed, 42 insertions(+), 40 deletions(-) -- 2.17.1 diff --git a/arch/arm64/boot/dts/qcom/msm8998.dtsi b/arch/arm64/boot/dts/qcom/msm8998.dtsi index c13ed7aeb1e0..1e2f77b38f2c 100644 --- a/arch/arm64/boot/dts/qcom/msm8998.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8998.dtsi @@ -440,8 +440,8 @@ thermal-zones { cpu0-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 1>; @@ -461,8 +461,8 @@ }; cpu1-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 2>; @@ -482,8 +482,8 @@ }; cpu2-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 3>; @@ -503,8 +503,8 @@ }; cpu3-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 4>; @@ -524,8 +524,8 @@ }; cpu4-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 7>; @@ -545,8 +545,8 @@ }; cpu5-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 8>; @@ -566,8 +566,8 @@ }; cpu6-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 9>; @@ -587,8 +587,8 @@ }; cpu7-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 10>; @@ -608,8 +608,8 @@ }; gpu-thermal-bottom { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 12>; @@ -623,8 +623,8 @@ }; gpu-thermal-top { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 13>; @@ -638,8 +638,8 @@ }; clust0-mhm-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 5>; @@ -653,8 +653,8 @@ }; clust1-mhm-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 6>; @@ -668,8 +668,8 @@ }; cluster1-l2-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens0 11>; @@ -683,8 +683,8 @@ }; modem-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens1 1>; @@ -698,8 +698,8 @@ }; mem-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens1 2>; @@ -713,8 +713,8 @@ }; wlan-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens1 3>; @@ -728,8 +728,8 @@ }; q6-dsp-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens1 4>; @@ -743,8 +743,8 @@ }; camera-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens1 5>; @@ -758,8 +758,8 @@ }; multimedia-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens1 6>; @@ -845,8 +845,9 @@ compatible = "qcom,msm8998-tsens", "qcom,tsens-v2"; reg = <0x10ab000 0x1000>, /* TM */ <0x10aa000 0x1000>; /* SROT */ - #qcom,sensors = <14>; + interrupts = ; + interrupt-names = "uplow"; #thermal-sensor-cells = <1>; }; @@ -854,8 +855,9 @@ compatible = "qcom,msm8998-tsens", "qcom,tsens-v2"; reg = <0x10ae000 0x1000>, /* TM */ <0x10ad000 0x1000>; /* SROT */ - #qcom,sensors = <8>; + interrupts = ; + interrupt-names = "uplow"; #thermal-sensor-cells = <1>; }; From patchwork Fri Sep 20 21:52:26 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Amit Kucheria X-Patchwork-Id: 174164 Delivered-To: patch@linaro.org Received: by 2002:a92:7e96:0:0:0:0:0 with SMTP id q22csp3032007ill; Fri, 20 Sep 2019 14:53:09 -0700 (PDT) X-Google-Smtp-Source: APXvYqyfca2+mIZ9oKkZN5DWsX8/w23RZabd5eEDXBjWcAzAn3ZudIwbGjuv8UYuY9HFxNctTBad X-Received: by 2002:a17:907:20f1:: with SMTP id rh17mr6845472ejb.110.1569016388896; Fri, 20 Sep 2019 14:53:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1569016388; cv=none; d=google.com; s=arc-20160816; b=Qa4FnrGUpuTLIYV8RdLP23+8utkapSGjQmXE7e2lg8Nb6Hdey/JnEbdYzRzB2gQY+g hc8Dn+NfmTOJUzgxZPAC4P+MekGkyyAJGI8HQg7vQltJ+Mi++XZnFZHrLEhCSbH8BVqT 5b333cvxZ2s6yXpbarOp7/hiQWxMrwHMn9zhpuFbUzSxns032apYXQuOIAszcpG0oWHv Kd7YHw3QQ3XEvHlzbTb62J55FveGhmfXaWfmxUuSpNSHXM7Ij68aEouTTBF0XLmHWp4U WMJ9Bf1s6dS8AkCLtX+AhlA/WlFzqjHN3gdwEB5K2geRZMd/uw8lXKPNp/dP6CiaR7he 2PIg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature; bh=5TuJ7l2iIRIYYnmGHtrUFLK2P8yt4NpAavFl0VahGaY=; b=k3aN5ybA91xAqsxltR+2VCWYIt44Rbuz+k48YBnSCp+Rer15sFD7pXhqEWhYAJlJNz uS9RpnUsDroc5GZyWlTPFHZcHYcTYfBLQg1GS4JHdyH/ea9qbZijjc/lZvvevvdm3GLE fIMqWNFjMGOvB9hRzHZW4Pxe04RVAE5yZvdkF3mxZZHF5hww6KELWbA4++w3Itnk1vXU Ct6mGybBfydyxx4NrnL6YLcWYaXeAPJsWpcry8KvPF2v6+n95LqLxXAYoH0++fAyFOah k1KdRK5ARNA0HeXe43H26tS0wI8b54L/pU4/CRONJ8J8SU7PUlMSr9gSCNQ1N1Duu41c uTtg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=fAaB+7Ys; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z55si2241928edz.254.2019.09.20.14.53.08; Fri, 20 Sep 2019 14:53:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=fAaB+7Ys; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730273AbfITVxH (ORCPT + 8 others); Fri, 20 Sep 2019 17:53:07 -0400 Received: from mail-pl1-f193.google.com ([209.85.214.193]:41417 "EHLO mail-pl1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730258AbfITVxH (ORCPT ); Fri, 20 Sep 2019 17:53:07 -0400 Received: by mail-pl1-f193.google.com with SMTP id t10so3790909plr.8 for ; Fri, 20 Sep 2019 14:53:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=5TuJ7l2iIRIYYnmGHtrUFLK2P8yt4NpAavFl0VahGaY=; b=fAaB+7YsL6BcsECIVYGKEu2hXGaZn2F6d73Yhr5w2mVMEq3/pz0bpZ5pKgu/tHQGwK rXXKjinCLmBTqtMJUpgrwpUYc0Vv2vXv/yNKZQK3tcCkkYxn0hTXxomCxFQKERnZMUqF SfyMsvtWGaAcnNl8EqXnBWuGxkvNB1WCLM0yG6c4F8AXJHiibGfp72Quug2sCgxnXN72 t/068ou0RKY3kXrz83DC1G1l1W2+fvfUmJwOgLWXqyaePKu5gAN4rDCXt7ZalYbTaFk1 32QxhoKPKA5exiuWaV/o/5GrTkeCYYPXXEqAAEljBMRk2zNY7mOnMmYcXb/Gw/p8hbPx eqIg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=5TuJ7l2iIRIYYnmGHtrUFLK2P8yt4NpAavFl0VahGaY=; b=kEiboFYg1eH1niAs3u4EUpPutMt5hKCsJZZ1VOeb6CN2FUKd4MGodMXdOn47RLUIm+ 1Gq+b/KP1/gmgILveYKpsY4yN4zgBD+2O0zCX7ikr062bW6fUceHdcDoKmz0OpwEcP/9 BMiK2kkG2TMntmp/n5EhOJEPY7yZYT35sH+zIE2b+MEXCSiJiBs29la9DnQJfHIT31/G KG8Wdqsee3/m6VrI7mj2hJy/hg8IrSgm7aeplqBuawwOac6qN0Eg4UYmc2YGOu/0GWWU zepQDkihbNwYcBqt0j8N4dT91ZLy5FQtQ24DLHexkPA4F4BBNUhFiC++wFCvZUuvU+JS 6U7Q== X-Gm-Message-State: APjAAAX/JZ4mrrLpL+Vni/2PLb5a1sdtA5gN6PdUkfEqZ+eiwirXT+J/ P/uqgs/ABfxq+ZSnpS/TVq8Z6A== X-Received: by 2002:a17:902:8601:: with SMTP id f1mr18699001plo.180.1569016384597; Fri, 20 Sep 2019 14:53:04 -0700 (PDT) Received: from localhost (wsip-98-175-107-49.sd.sd.cox.net. [98.175.107.49]) by smtp.gmail.com with ESMTPSA id g202sm3986754pfb.155.2019.09.20.14.53.03 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 20 Sep 2019 14:53:04 -0700 (PDT) From: Amit Kucheria To: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, bjorn.andersson@linaro.org, edubezval@gmail.com, agross@kernel.org, masneyb@onstation.org, swboyd@chromium.org, Daniel Lezcano , Mark Rutland , Rob Herring , Zhang Rui Cc: devicetree@vger.kernel.org Subject: [PATCH v4 11/15] arm64: dts: qcs404: thermal: Add interrupt support Date: Fri, 20 Sep 2019 14:52:26 -0700 Message-Id: <4590cec3348ff0644175f8de27398c0e935a7a2c.1569015835.git.amit.kucheria@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: References: In-Reply-To: References: Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Register upper-lower interrupt for the tsens controller. Signed-off-by: Amit Kucheria --- arch/arm64/boot/dts/qcom/qcs404.dtsi | 42 +++++++++++++++------------- 1 file changed, 22 insertions(+), 20 deletions(-) -- 2.17.1 diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qcom/qcs404.dtsi index 3d0789775009..065a60d50a07 100644 --- a/arch/arm64/boot/dts/qcom/qcs404.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi @@ -280,6 +280,8 @@ nvmem-cells = <&tsens_caldata>; nvmem-cell-names = "calib"; #qcom,sensors = <10>; + interrupts = ; + interrupt-names = "uplow"; #thermal-sensor-cells = <1>; }; @@ -1071,8 +1073,8 @@ thermal-zones { aoss-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens 0>; @@ -1086,8 +1088,8 @@ }; q6-hvx-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens 1>; @@ -1101,8 +1103,8 @@ }; lpass-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens 2>; @@ -1116,8 +1118,8 @@ }; wlan-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens 3>; @@ -1131,8 +1133,8 @@ }; cluster-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens 4>; @@ -1165,8 +1167,8 @@ }; cpu0-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens 5>; @@ -1199,8 +1201,8 @@ }; cpu1-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens 6>; @@ -1233,8 +1235,8 @@ }; cpu2-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens 7>; @@ -1267,8 +1269,8 @@ }; cpu3-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens 8>; @@ -1301,8 +1303,8 @@ }; gpu-thermal { - polling-delay-passive = <250>; - polling-delay = <1000>; + polling-delay-passive = <0>; + polling-delay = <0>; thermal-sensors = <&tsens 9>;