From patchwork Tue Oct 1 02:35:22 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Acayan X-Patchwork-Id: 831999 Received: from mail-qk1-f181.google.com (mail-qk1-f181.google.com [209.85.222.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 71385FC08; Tue, 1 Oct 2024 02:36:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.222.181 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727750194; cv=none; b=mWFpWFwvZ50MMXzzGMeFU1gKYlUm1PGbkenJgTVLsrAfqi+6e5G81wI8brJ+6wDDtISkbfYqPnIXT/khJ1ZuZf4VoLz6AAM/dJ1iKiqwg1hhgMAOM8bD6dCQs0LBT09UEryIjr6vk+OGfeDJC9rzLCxzPliNISbW3VD2cXuq03c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727750194; c=relaxed/simple; bh=leYA27jbeH4r7Da3jhMWNn3YLu4MqDrFdjOhjyeAI0E=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=NLIbHFMaPfz/hW7C8NLOpOP50pwnLCKgHLGe5zycHS/rvgUEs0ISt49WKYii8xVdQhNzTDuYyicx8gMX84umGIzzK+0ZvK4XEZkgdCEeR0E4IntzNvRf0mvKP0PoApvb3MgbOLTM3NFwRr2UcqbsQHrcYVgw9eha9OXy9mpEFb0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=iZdM3UoM; arc=none smtp.client-ip=209.85.222.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="iZdM3UoM" Received: by mail-qk1-f181.google.com with SMTP id af79cd13be357-7a9ad15d11bso451523785a.0; Mon, 30 Sep 2024 19:36:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1727750192; x=1728354992; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=MzOTW8IVDLk+OBqJG1v9ps+TkJTqEo228L3G0OZ+074=; b=iZdM3UoMjOJcEef1cLGVR3kKMOENMYo8rj7Y8m/27k7Sgry0R/HI6Use7jjQdNdCjY 6c+qmHXi2Kv3e81lNLVIjQc0JVcNuorzbUwTnOwz9f3+zyfqogTo5y3jhzGJ8iUyi+uA SYBXm7Nr7kR9ICq9vhF/doG5YYS4wNgyKt9vluEFwxrgKeD4hEQpPumIl/jJHKWRLbN2 M5280UlpJ1fW1BT/TRbRDKiePvLaZBnxG8EW0QGaNWTQFoi/MKYTs1vvB9F2AZoXqDUO z4sMps+vmFwO9y/Hge4IsXXwNLl4k+5MRDxhTEeBNS0grHVoQZWqytHS/HzzqW1lS2mt Daxg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1727750192; x=1728354992; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=MzOTW8IVDLk+OBqJG1v9ps+TkJTqEo228L3G0OZ+074=; b=eyN+2LDapv/zzBrW4arLi1+c77zXSFyBb3zLn7LdsSVukVsXwzX4nbhiVKAngPRaL1 nDm4kDRn4nQQhI0MwmSc4vOKEjIDybNdntAPZVExwvRk678nZ33N2eoabzthtWU3AQT/ Yl6pr1o09+ieDNa9ZPOTHmvIazGKxZmvp6J0+XD/NQgvhc7JioZHIXD3WfTHJdldmiBn kpI/jK1A1m6EhKuIew1zyNITa5UAcUFqn3ztMCKyGZ40omuOpwTHg3611iE1wj3sEjti XwjeQdyTpE/O6aP2QO7soCHgEWCMLpzwPfOVH8u/tvXuW8VgyX2z74MnpVheBt2fZKIq Mv9g== X-Forwarded-Encrypted: i=1; AJvYcCU6d/UZlRXK2sDzSG1Y+cGQSZhJvGmKlAoVK022jen79n6FwhycvwUrO1WKLVHvgn/hbMQyxv7asbZy@vger.kernel.org, AJvYcCULoR0AiDXjJWk26FZXTXmKiSPw4OdLMWMqJCOw6Jk6OKWlHPdLVc/N+OGUFeFWd1iZFJIm/J0/8GUJ@vger.kernel.org, AJvYcCVfgOZWe1h3rtl027sq5fpgdT0SeIBR4AoMTbbtuVx1Mek28kdFHXfIHbVsUshRJmEUSpDVUFJL43MXWavrXw==@vger.kernel.org, AJvYcCVqXMwZ3Hs7IdlkVEaNK0bkyuYWX/Y5Q4596TTUdV4qp2yv5ZtmHazPYI6hQSzvj4DxzKKODTeKcRn+4y8=@vger.kernel.org, AJvYcCWm9Mbe5yk7YlpV8bw7MMQpzGfUNv9c9NbmZqfmGUAcNGTxqxT9bibxE4nNhvG9lTcQ9GjqhcjK9q4s@vger.kernel.org X-Gm-Message-State: AOJu0Yx0IAY+dJyGtuc2oa0A/JaF5iCCvEtJ/h3C16DEkDi0XyFkMD/0 h2V42ipT1qpvH+eRyhzOssLPEfHtJsdx5G0dQ/5RLp9uFEVPdtabEAX2rjlY X-Google-Smtp-Source: AGHT+IHd/IJ/rg/ETwN3e8NpxJiJJF84+UGXVL44TcZIldZLJYwnT6BgtziJjAr0NegA6c7GD6QhyQ== X-Received: by 2002:a05:620a:2801:b0:7a9:aac8:f244 with SMTP id af79cd13be357-7ae37826316mr2503135385a.13.1727750192328; Mon, 30 Sep 2024 19:36:32 -0700 (PDT) Received: from localhost ([2607:fea8:52a3:d200::1a17]) by smtp.gmail.com with ESMTPSA id af79cd13be357-7ae3785840fsm457512485a.130.2024.09.30.19.36.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 30 Sep 2024 19:36:31 -0700 (PDT) From: Richard Acayan To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Loic Poulain , Robert Foss , Andi Shyti , Todor Tomov , "Bryan O'Donoghue" , Mauro Carvalho Chehab , Konrad Dybcio , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-i2c@vger.kernel.org, linux-media@vger.kernel.org Cc: Vladimir Zapolskiy , Richard Acayan Subject: [PATCH v5 1/7] dt-bindings: clock: qcom,sdm845-camcc: add sdm670 compatible Date: Mon, 30 Sep 2024 22:35:22 -0400 Message-ID: <20241001023520.547271-10-mailingradian@gmail.com> X-Mailer: git-send-email 2.46.2 In-Reply-To: <20241001023520.547271-9-mailingradian@gmail.com> References: <20241001023520.547271-9-mailingradian@gmail.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The camera clocks on SDM670 and SDM845 have no significant differences that would require a change in the clock controller driver. The only difference is the clock frequency at each level of the power domains, which is not specified in the clock driver. There should still be a compatible specific to the SoC, so add the compatible for SDM670 with the SDM845 compatible as fallback. Link: https://android.googlesource.com/kernel/msm/+/d4dc50c0a9291bd99895d4844f973421c047d267/drivers/clk/qcom/camcc-sdm845.c#2048 Suggested-by: Vladimir Zapolskiy Suggested-by: Konrad Dybcio Link: https://lore.kernel.org/linux-arm-msm/7d26a62b-b898-4737-bd53-f49821e3b471@linaro.org Signed-off-by: Richard Acayan Reviewed-by: Krzysztof Kozlowski --- .../devicetree/bindings/clock/qcom,sdm845-camcc.yaml | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/qcom,sdm845-camcc.yaml b/Documentation/devicetree/bindings/clock/qcom,sdm845-camcc.yaml index 810b852ae371..fa95c3a1ba3a 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sdm845-camcc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sdm845-camcc.yaml @@ -20,7 +20,11 @@ allOf: properties: compatible: - const: qcom,sdm845-camcc + oneOf: + - items: + - const: qcom,sdm670-camcc + - const: qcom,sdm845-camcc + - const: qcom,sdm845-camcc clocks: items: From patchwork Tue Oct 1 02:35:24 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Acayan X-Patchwork-Id: 831998 Received: from mail-qk1-f169.google.com (mail-qk1-f169.google.com [209.85.222.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5C2E5446CF; Tue, 1 Oct 2024 02:36:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.222.169 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727750200; cv=none; b=Yz45ssN7MgkzxLbHGd2n4gWaJ/cxc9x5NzxCVLyvbuoXMh9QcWE2cca4tP8It1/hC4PQBEeHSgK5Xmx5li6klN2AASDJ/RNciup31CQ6puKuekZAgHqqmStZsDKR5scOqRHAr3GHqZAwNMI61ATambUsgsy6tu0AwNsoddRfVzA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727750200; c=relaxed/simple; bh=WkGwLI1L/uedNG6+xyD8F8R14Xy+breXTPvfARLunz4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=BVqKw9MqEWohr2QNxMX8OrCJ1c8dlMf0CfgFFor5omkzGPNWphq7LjEf+TnZnGDef1G16QL8tKNz4hamno7GJhNPnZH6NkkH6ewXI/kn13fxbFse+m3ZtjBk5TAoV+tVwfLVEOVZmneem8eKcuX6ePLEX3rifBlm51FR+3hI6tE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=La9J+6kx; arc=none smtp.client-ip=209.85.222.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="La9J+6kx" Received: by mail-qk1-f169.google.com with SMTP id af79cd13be357-7a9a30a0490so567027385a.3; Mon, 30 Sep 2024 19:36:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1727750198; x=1728354998; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=9WwBaChOhxcLyUFWEv8XazVF7nqIYEeWlqR2X9oLCuY=; b=La9J+6kxDwoc5+LKoVi9mU6wmGfVndHjZKINiAHivfbOPDJmhpcNM11ZIQ+IZHhrqP 1iO2FLM7diBjPuaYAwmxlylZxs7/Tu64xT375SKyWtTifn/bV8SxoQ6DF/mTOFZbNg9L Ke6s3bSDs4TKb0I9ItXayIcEwYYZHdzFnrynCDUveiZwbPRSRmshhnkCWZ8aOO/8oAJT M2ycoSxdq44yng3EEgR0RWoasdCPHKmw92QKGRKHs8XMBIvNTMYVz4RjbyQIqgPUF8pO uWQ9pPpUstvmY9ERlKgbG9XkTZzbjX1rpQWSCo76DmzdWctZbFb5NS34IdF3F97JUEH7 qEIw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1727750198; x=1728354998; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=9WwBaChOhxcLyUFWEv8XazVF7nqIYEeWlqR2X9oLCuY=; b=SSUo4VUv3FvHE8ICAeAb6r0HOmwRpbDRSjyRSi9jGJwyUlIR/nz20e1X80UE8YkHgg AWskTwPljj91kVf+HjFmhQmmlvNbZ29LvJ/BzPW9NBHjvVZlQ2FOntNjvBQB7AzqjTHN aEea3e84nYTRJRhsMYAaqTpd0FoJEKHNKxzGjwDFxPOzi+7lOQ2ABAORrTUCimMFLV/l P+ypDs6OXoPvtV/xZRChaiKRXEhloczpM9PZBVrcoXitw7o5bf/hazfgSBxZS27kV3f9 duY+yCxbFOWy+Rm65tJZsatMFDAQTNDYwIDh96xQaCx0qSmdWlNcvusCidtKTmvvBxS5 cbJw== X-Forwarded-Encrypted: i=1; AJvYcCVEvhXHWGAxLo/kCH9RcLb8rb+7lv8cJm7KGdOTEfTz1OlDGWDBqJj3SbCIGJ1Ag+M14afllug5swrw@vger.kernel.org, AJvYcCVert8vOV+B5cQ9fRTGWaoS62SIkL2U5+JJy98Fz3dQK/WG2Hs1swVrY6PsU1BuZ2VI5nAqwlStFm8oBq4=@vger.kernel.org, AJvYcCVylxQ9CwlMGp5seaE6ATy2hi1EMZHMrbRq5EFTAopkxvAKBi03Q5tK1Bd+d597cxRRwJ5I1ITRVKEIvf+i0Q==@vger.kernel.org, AJvYcCW4jD/iqaLUMQof1+DupB1kIrbWEndHFbcpzxO6RmR4+1me2KFM7GJ2wLj6OufT/RwOeJVtHuh76iow@vger.kernel.org, AJvYcCWicAmKmYuciKEYiexLd+CM1uGmhynBNTu3nYBvO0hum2uLi+2jJBTzcVTm+qCVGDlx0ok2hG9nSiaL@vger.kernel.org X-Gm-Message-State: AOJu0YyWzvxZnfYvyB8Yg56zrXRgmDSSqLTz2jHSrodyjHei/iV/0N5T jKdfnVTHXGngZBZUfZbUvmpZ6hipyHHlv8t5fFVdt+y5dd+yY5Qo X-Google-Smtp-Source: AGHT+IH/eB3ou7rKiWmFjLLEDXt1P5KtVQzslQTVJy5yNXXvywiVr2AttkB5EZFWgUVz47JUxdUDiw== X-Received: by 2002:a05:620a:2413:b0:7a9:b021:ee4 with SMTP id af79cd13be357-7ae3798eb11mr1879089185a.64.1727750198269; Mon, 30 Sep 2024 19:36:38 -0700 (PDT) Received: from localhost ([2607:fea8:52a3:d200::1a17]) by smtp.gmail.com with ESMTPSA id af79cd13be357-7ae3782cdf6sm462926485a.95.2024.09.30.19.36.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 30 Sep 2024 19:36:37 -0700 (PDT) From: Richard Acayan To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Loic Poulain , Robert Foss , Andi Shyti , Todor Tomov , "Bryan O'Donoghue" , Mauro Carvalho Chehab , Konrad Dybcio , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-i2c@vger.kernel.org, linux-media@vger.kernel.org Cc: Vladimir Zapolskiy , Richard Acayan Subject: [PATCH v5 3/7] i2c: qcom-cci: Stop complaining about DT set clock rate Date: Mon, 30 Sep 2024 22:35:24 -0400 Message-ID: <20241001023520.547271-12-mailingradian@gmail.com> X-Mailer: git-send-email 2.46.2 In-Reply-To: <20241001023520.547271-9-mailingradian@gmail.com> References: <20241001023520.547271-9-mailingradian@gmail.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Bryan O'Donoghue It is common practice in the downstream and upstream CCI dt to set CCI clock rates to 19.2 MHz. It appears to be fairly common for initial code to set the CCI clock rate to 37.5 MHz. Applying the widely used CCI clock rates from downstream ought not to cause warning messages in the upstream kernel where our general policy is to usually copy downstream hardware clock rates across the range of Qualcomm drivers. Drop the warning it is pervasive across CAMSS users but doesn't add any information or warrant any changes to the DT to align the DT clock rate to the bootloader clock rate. Signed-off-by: Bryan O'Donoghue Reviewed-by: Vladimir Zapolskiy Link: https://lore.kernel.org/linux-arm-msm/20240824115900.40702-1-bryan.odonoghue@linaro.org Signed-off-by: Richard Acayan --- drivers/i2c/busses/i2c-qcom-cci.c | 8 -------- 1 file changed, 8 deletions(-) diff --git a/drivers/i2c/busses/i2c-qcom-cci.c b/drivers/i2c/busses/i2c-qcom-cci.c index 414882c57d7f..99e4305a3373 100644 --- a/drivers/i2c/busses/i2c-qcom-cci.c +++ b/drivers/i2c/busses/i2c-qcom-cci.c @@ -602,14 +602,6 @@ static int cci_probe(struct platform_device *pdev) } } - if (cci_clk_rate != cci->data->cci_clk_rate) { - /* cci clock set by the bootloader or via assigned clock rate - * in DT. - */ - dev_warn(dev, "Found %lu cci clk rate while %lu was expected\n", - cci_clk_rate, cci->data->cci_clk_rate); - } - ret = cci_enable_clocks(cci); if (ret < 0) return ret; From patchwork Tue Oct 1 02:35:26 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Acayan X-Patchwork-Id: 831997 Received: from mail-qv1-f54.google.com (mail-qv1-f54.google.com [209.85.219.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5D8582CCAA; Tue, 1 Oct 2024 02:36:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.219.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727750206; cv=none; b=FfQYo+I0lrwzAwaioHP8glSF4K7ffeupzZdL4oxukikU8oHDhj1WOw6gvhao8OjUmTpaRw0DiS61BjmV7FWpmnEVZHX7Cxt/rwSp/pMgkH7XwPnTrUu6xLcnJwPmW6BRETl4Dyd/B54kGFc8+C38/qhX5RtApUSQu4wQSLWw0j4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727750206; c=relaxed/simple; bh=na5bkUReY3TGX9GGsfxNPj1JrPn0PMoukBIU7xCpFyM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=X9XGOMA6yllNg07JliBRnZyVl2OcZGZVDGV5oNHzC/7870fnRorzoJu01oDb5s6XezON4VVCFzMtmCv2PXRxJI7OxvCZIEOHcH1MG6tr911VuGoU3eMCfcea9iKtQxVV5eEi1K5rnFz+Y6JKgb7d6f6RbgCsbURwlkjyWv0kkZc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=IBvsK/uH; arc=none smtp.client-ip=209.85.219.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="IBvsK/uH" Received: by mail-qv1-f54.google.com with SMTP id 6a1803df08f44-6c582ca168fso35541286d6.2; Mon, 30 Sep 2024 19:36:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1727750203; x=1728355003; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=eT4qWTXziBJHDGV9bG7BE2H7PamlKS+V21Q5fFg84tY=; b=IBvsK/uHyiIQo3vH2gpQ05NSVMxDeQ6UbC0v/9HDcU0hvZIQrvxqiyh+z9qQ57kvqI fYO/zuNllQlxpah0NfR6RqGQ4Fx4GeNuCS5gJbdGz1xTD2LIigCN3yP8UdD+t8h2z+Dl 3sjlWJA2ynptJ4xECtN9NZzc1BunbuW+5CNLALzT6VV20e6YYoj1op1ixW4YPKQD9L1i xMOMS8k4r+OAYbnwXcwdFYaTb6POPRRbRaLmiESKygDuMoPSZ3prg0iuyEAtIGxrIX+u INzmWrvRe2u1SG1aLjh7HGHTfcczri2HpT976m68cHy3Hgme/U0i98bNzEUNxLtn13R2 Wb1A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1727750203; x=1728355003; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=eT4qWTXziBJHDGV9bG7BE2H7PamlKS+V21Q5fFg84tY=; b=JIVwOuEli7jyXUyR26WtHbddrrNZ5uwlVj7H8jnWjhsstuMWi8QWiJacwJFnAKRSiu Ou8gdNLmcXsb0TMOgUIBxLNXCmjmLgqpjrVHVKujgHd6TlulKiOvLaHpEJVKYmp16Npy smXQTosYFqxnZC1cus8Ix7mIuRjeZ2uyEnydL+WOIV/fG4qEOZQXr4TdxbazORU4YeP1 U/lp3QM3NiOkWlYhP5a5awDhO9uHzRM1dheKf0l1eYM8RRL8wrCZKB9ZETa+RqJmLpsR PKb6l3GaQrDylh94hzNuE6Fw+libSa65KrvBlYeqjozGhdmLeu3wKm6P2Y6KNoXlnH2f +e7Q== X-Forwarded-Encrypted: i=1; AJvYcCW9r3Fr6zu2UMTcs8GHjbJtBsJgl01OpVtbAQN/b6eNhEHcoQvGzmPYYe23lUw8LBD7gJyvQ81iL6H2@vger.kernel.org, AJvYcCX9PyxkOsxQYwjJCPXq4XCcivLwVKoX72zc/ehNQ4YqtcP8vVjiI3oOpFQpS36JVwrWgVNgdfHjwua9eLXuYg==@vger.kernel.org, AJvYcCXBplljtTaW9wXdNlQOtLZC8Rx5oG+NY/78VhVZ2OQJPLC5Acb6zRRe3ayBxRpGf4awstvJnRBJ8ZDy@vger.kernel.org, AJvYcCXR7FNuuXdDlgojhiASZh9H+CufgZP8tLeXiNHmuBNpqn+XxKRumTVSJgU5KDCSf0l0IwvamVjJ1jma@vger.kernel.org, AJvYcCXqaqXqQFzfcuRGivuitcnHY2MGeafwmwTEPo+rsRBMhwviJ2ErcRzP2PKpnKtZEDphjp3ah/hJSnfzO9w=@vger.kernel.org X-Gm-Message-State: AOJu0Yw8KnN9e6eR1n8BaXm9pMYKqCLOUTNScRYSVqWQOmEtZcuf77KE vgf0E9qP/ZqbLDUiL6T3gDexyL8RlHxoVbe5Tu/LDrpR83F1reg3 X-Google-Smtp-Source: AGHT+IEcYmO/U8N+9v+jZmJBqoBYopw06HsbbyXms800Vm4pMPhUmcfM23h/l1kGFavk7xelRkx9+w== X-Received: by 2002:a05:6214:3187:b0:6cb:3643:3370 with SMTP id 6a1803df08f44-6cb3b5e8b2cmr262126206d6.23.1727750203235; Mon, 30 Sep 2024 19:36:43 -0700 (PDT) Received: from localhost ([2607:fea8:52a3:d200::1a17]) by smtp.gmail.com with ESMTPSA id 6a1803df08f44-6cb3b60fbccsm45386836d6.45.2024.09.30.19.36.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 30 Sep 2024 19:36:42 -0700 (PDT) From: Richard Acayan To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Loic Poulain , Robert Foss , Andi Shyti , Todor Tomov , "Bryan O'Donoghue" , Mauro Carvalho Chehab , Konrad Dybcio , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-i2c@vger.kernel.org, linux-media@vger.kernel.org Cc: Vladimir Zapolskiy , Richard Acayan Subject: [PATCH v5 5/7] media: qcom: camss: add support for SDM670 camss Date: Mon, 30 Sep 2024 22:35:26 -0400 Message-ID: <20241001023520.547271-14-mailingradian@gmail.com> X-Mailer: git-send-email 2.46.2 In-Reply-To: <20241001023520.547271-9-mailingradian@gmail.com> References: <20241001023520.547271-9-mailingradian@gmail.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The camera subsystem for the SDM670 the same as on SDM845 except with 3 CSIPHY ports instead of 4. Add support for the SDM670 camera subsystem. Signed-off-by: Richard Acayan Reviewed-by: Bryan O'Donoghue Acked-by: Bryan O'Donoghue Reviewed-by: Vladimir Zapolskiy --- drivers/media/platform/qcom/camss/camss.c | 191 ++++++++++++++++++++++ 1 file changed, 191 insertions(+) diff --git a/drivers/media/platform/qcom/camss/camss.c b/drivers/media/platform/qcom/camss/camss.c index d64985ca6e88..4694f5219654 100644 --- a/drivers/media/platform/qcom/camss/camss.c +++ b/drivers/media/platform/qcom/camss/camss.c @@ -584,6 +584,185 @@ static const struct camss_subdev_resources vfe_res_660[] = { } }; +static const struct camss_subdev_resources csiphy_res_670[] = { + /* CSIPHY0 */ + { + .regulators = {}, + .clock = { "soc_ahb", "cpas_ahb", + "csiphy0", "csiphy0_timer" }, + .clock_rate = { { 0 }, + { 0 }, + { 0 }, + { 19200000, 240000000, 269333333 } }, + .reg = { "csiphy0" }, + .interrupt = { "csiphy0" }, + .csiphy = { + .hw_ops = &csiphy_ops_3ph_1_0, + .formats = &csiphy_formats_sdm845 + } + }, + + /* CSIPHY1 */ + { + .regulators = {}, + .clock = { "soc_ahb", "cpas_ahb", + "csiphy1", "csiphy1_timer" }, + .clock_rate = { { 0 }, + { 0 }, + { 0 }, + { 19200000, 240000000, 269333333 } }, + .reg = { "csiphy1" }, + .interrupt = { "csiphy1" }, + .csiphy = { + .hw_ops = &csiphy_ops_3ph_1_0, + .formats = &csiphy_formats_sdm845 + } + }, + + /* CSIPHY2 */ + { + .regulators = {}, + .clock = { "soc_ahb", "cpas_ahb", + "csiphy2", "csiphy2_timer" }, + .clock_rate = { { 0 }, + { 0 }, + { 0 }, + { 19200000, 240000000, 269333333 } }, + .reg = { "csiphy2" }, + .interrupt = { "csiphy2" }, + .csiphy = { + .hw_ops = &csiphy_ops_3ph_1_0, + .formats = &csiphy_formats_sdm845 + } + } +}; + +static const struct camss_subdev_resources csid_res_670[] = { + /* CSID0 */ + { + .regulators = { "vdda-phy", "vdda-pll" }, + .clock = { "cpas_ahb", "soc_ahb", "vfe0", + "vfe0_cphy_rx", "csi0" }, + .clock_rate = { { 0 }, + { 0 }, + { 100000000, 320000000, 404000000, 480000000, 600000000 }, + { 384000000 }, + { 19200000, 75000000, 384000000, 538666667 } }, + .reg = { "csid0" }, + .interrupt = { "csid0" }, + .csid = { + .hw_ops = &csid_ops_gen2, + .parent_dev_ops = &vfe_parent_dev_ops, + .formats = &csid_formats_gen2 + } + }, + + /* CSID1 */ + { + .regulators = { "vdda-phy", "vdda-pll" }, + .clock = { "cpas_ahb", "soc_ahb", "vfe1", + "vfe1_cphy_rx", "csi1" }, + .clock_rate = { { 0 }, + { 0 }, + { 100000000, 320000000, 404000000, 480000000, 600000000 }, + { 384000000 }, + { 19200000, 75000000, 384000000, 538666667 } }, + .reg = { "csid1" }, + .interrupt = { "csid1" }, + .csid = { + .hw_ops = &csid_ops_gen2, + .parent_dev_ops = &vfe_parent_dev_ops, + .formats = &csid_formats_gen2 + } + }, + + /* CSID2 */ + { + .regulators = { "vdda-phy", "vdda-pll" }, + .clock = { "cpas_ahb", "soc_ahb", "vfe_lite", + "vfe_lite_cphy_rx", "csi2" }, + .clock_rate = { { 0 }, + { 0 }, + { 100000000, 320000000, 404000000, 480000000, 600000000 }, + { 384000000 }, + { 19200000, 75000000, 384000000, 538666667 } }, + .reg = { "csid2" }, + .interrupt = { "csid2" }, + .csid = { + .is_lite = true, + .hw_ops = &csid_ops_gen2, + .parent_dev_ops = &vfe_parent_dev_ops, + .formats = &csid_formats_gen2 + } + } +}; + +static const struct camss_subdev_resources vfe_res_670[] = { + /* VFE0 */ + { + .regulators = {}, + .clock = { "camnoc_axi", "cpas_ahb", "soc_ahb", + "vfe0", "vfe0_axi" }, + .clock_rate = { { 0 }, + { 0 }, + { 0 }, + { 100000000, 320000000, 404000000, 480000000, 600000000 }, + { 0 } }, + .reg = { "vfe0" }, + .interrupt = { "vfe0" }, + .vfe = { + .line_num = 4, + .has_pd = true, + .pd_name = "ife0", + .hw_ops = &vfe_ops_170, + .formats_rdi = &vfe_formats_rdi_845, + .formats_pix = &vfe_formats_pix_845 + } + }, + + /* VFE1 */ + { + .regulators = {}, + .clock = { "camnoc_axi", "cpas_ahb", "soc_ahb", + "vfe1", "vfe1_axi" }, + .clock_rate = { { 0 }, + { 0 }, + { 0 }, + { 100000000, 320000000, 404000000, 480000000, 600000000 }, + { 0 } }, + .reg = { "vfe1" }, + .interrupt = { "vfe1" }, + .vfe = { + .line_num = 4, + .has_pd = true, + .pd_name = "ife1", + .hw_ops = &vfe_ops_170, + .formats_rdi = &vfe_formats_rdi_845, + .formats_pix = &vfe_formats_pix_845 + } + }, + + /* VFE-lite */ + { + .regulators = {}, + .clock = { "camnoc_axi", "cpas_ahb", "soc_ahb", + "vfe_lite" }, + .clock_rate = { { 0 }, + { 0 }, + { 0 }, + { 100000000, 320000000, 404000000, 480000000, 600000000 } }, + .reg = { "vfe_lite" }, + .interrupt = { "vfe_lite" }, + .vfe = { + .is_lite = true, + .line_num = 4, + .hw_ops = &vfe_ops_170, + .formats_rdi = &vfe_formats_rdi_845, + .formats_pix = &vfe_formats_pix_845 + } + } +}; + static const struct camss_subdev_resources csiphy_res_845[] = { /* CSIPHY0 */ { @@ -2404,6 +2583,17 @@ static const struct camss_resources sdm660_resources = { .link_entities = camss_link_entities }; +static const struct camss_resources sdm670_resources = { + .version = CAMSS_845, + .csiphy_res = csiphy_res_670, + .csid_res = csid_res_670, + .vfe_res = vfe_res_670, + .csiphy_num = ARRAY_SIZE(csiphy_res_670), + .csid_num = ARRAY_SIZE(csid_res_670), + .vfe_num = ARRAY_SIZE(vfe_res_670), + .link_entities = camss_link_entities +}; + static const struct camss_resources sdm845_resources = { .version = CAMSS_845, .csiphy_res = csiphy_res_845, @@ -2448,6 +2638,7 @@ static const struct of_device_id camss_dt_match[] = { { .compatible = "qcom,msm8916-camss", .data = &msm8916_resources }, { .compatible = "qcom,msm8996-camss", .data = &msm8996_resources }, { .compatible = "qcom,sdm660-camss", .data = &sdm660_resources }, + { .compatible = "qcom,sdm670-camss", .data = &sdm670_resources }, { .compatible = "qcom,sdm845-camss", .data = &sdm845_resources }, { .compatible = "qcom,sm8250-camss", .data = &sm8250_resources }, { .compatible = "qcom,sc8280xp-camss", .data = &sc8280xp_resources }, From patchwork Tue Oct 1 02:35:28 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Acayan X-Patchwork-Id: 831996 Received: from mail-qk1-f169.google.com (mail-qk1-f169.google.com [209.85.222.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 893803A267; Tue, 1 Oct 2024 02:36:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.222.169 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727750211; cv=none; b=me6OTnvQIns7VA978zxO6Tv6EcXu/yK+QG/P0r5METu9zAmTUCqMjGi2QlR+0L+jriHtNFnCAAXFj67kQHlJlwnaLBnqekfOwkhCfMsBBIxKFHzILKiVRJZUi2+uHOQ4VWqTzlKOBpypbjFjYMVPG1eyFT+U/9CenrwkD+uijYI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1727750211; c=relaxed/simple; bh=RUzfem2+A+6X/IbGCFdAYXlDUmmSXdAtuhH7PjAg9Is=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=iSvsjlK/qy6QXZmcwkxK7qgli5oVfiMWOtmsUaXi2IxRpyIDp/Hj1XtbOy4l7nEX2PjL8G12ShaF6prXXZnCqdN/tSecSmkqRzosqoKRpn5Nm250T/5OKyr30xjHVxDcizLzGIW4Eushh17lS4p+N7H8J+4IdGwPwlRiDTKVGms= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=m7m42Ag2; arc=none smtp.client-ip=209.85.222.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="m7m42Ag2" Received: by mail-qk1-f169.google.com with SMTP id af79cd13be357-7acd7d9dbefso600101885a.3; Mon, 30 Sep 2024 19:36:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1727750208; x=1728355008; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=xvE1bk25FPWJ1QwZ3W8oNtHHuv+uTz4I7G4xaEVim6M=; b=m7m42Ag2pOrZCbpaeVh+xmfbVpDYxKfl3PCSvleyr3HgkSES02BJBsSBtVaU1pj9xn HXufTUDICpJNOPHwfeidCLzdMHSulavWUF+SXROqvDS/3LaxRutTjM7rnjtgwdJC4KM4 Q+wIpiTO/+aHUwFzq+dAtmOWlMtrS7yIDjqRwBwFJeQntd3IHXwLTEHroAg/fQ0ne0ck bQ5QV9IuawOc4X3wAK9QchBMg0mzypapstPAZsmVx9NGB146z4xkgdNe5Wq+1lOhk3lC /TKbLdpONRmM7PHvIDMn57iTbODCzI3ywq13ovs0rc54WUso77M4OquDbSymMwPzRRso 5zmA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1727750208; x=1728355008; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=xvE1bk25FPWJ1QwZ3W8oNtHHuv+uTz4I7G4xaEVim6M=; b=kSvuPOp78Q2QFTHJ7Wahe6slHTcNnh8cCZDv4unOT1CDqTBUSRuzSiq3WsrrZ4puPB AhpUGTIE78fn7pautnJM7kY5OTclqmOSpTO2oC8lVVYNga5ueeXDnUPMRszrvwhQjPZk CRqONaGQIgjsD8v8NkKsnZvMp+sh4sDW7DKtTOfPFS0sm3Rfp1k548JOurV6+bUoRqmi JC2dcfdZNcWniWzAxFHHi0JCHzQxmZ38HfZxIogV3bTqUAbIZij2RANtXFMO7brjIB8l P4o/OyOgg871nFV7S8iRM4+x718uylp3XI+SMRP8r6sAYLM8cmjFMTwO6YsEZ/N6BBYf xPFg== X-Forwarded-Encrypted: i=1; AJvYcCUNaGVK/StmR26EyfHbEtQLnxuFmyVGedbKTr35g+fw4LpfepUFrEu99PcruFie2UidvShsiYVv0jRRvlw=@vger.kernel.org, AJvYcCV3T3IFooRXyMmDS198BEMioWM0gYhs/1Jt0/tOG0nYqBr4E3jtDMBU8iEyF0pIee0FOSRezvcWB6RA/OBMww==@vger.kernel.org, AJvYcCW3PlFKR2Riu0rWkGXwvKYDevSKAieVnryVXkpAYZT3bACKscgazGlsnd1EKMsyZdZ0H/3IgdLI0D95@vger.kernel.org, AJvYcCX4RIvZdAbJb6hF0ZdkuBWlHpoahYqJ23c44JaqHjojTA9NlEvM+GSF8bGKsJfXDjLUSWTx5+JBPjDH@vger.kernel.org, AJvYcCXf+VKECcH7n4+7fmQmmOVv7JIeZbMznwLWt+3u1g6K4+3Bv7VbApE1p5IBK3gBu+PD0WKMKC85Uqve@vger.kernel.org X-Gm-Message-State: AOJu0YwWO4fO2zHVkLfdHKgPg9DVixj8Ei5hQzOyaQJMRI5NeWlgDtV5 xlCUZWCf6y6/BkFeQupDuY/sQVco2CNHsSnWmyY8u+9KpKPaRlUB0ZZGTeUf X-Google-Smtp-Source: AGHT+IGNUqg0hfxOcyGETnBGMq5zhNJSkpMojzUxGvdbwCaDBmGSxkwKmQ4Q8I2ALZy9X92Ycu2/wA== X-Received: by 2002:a05:620a:1791:b0:7ac:9aa1:b64d with SMTP id af79cd13be357-7ae378dd74emr2340578485a.57.1727750208340; Mon, 30 Sep 2024 19:36:48 -0700 (PDT) Received: from localhost ([2607:fea8:52a3:d200::1a17]) by smtp.gmail.com with ESMTPSA id af79cd13be357-7ae377bc91asm463743385a.25.2024.09.30.19.36.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 30 Sep 2024 19:36:47 -0700 (PDT) From: Richard Acayan To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Loic Poulain , Robert Foss , Andi Shyti , Todor Tomov , "Bryan O'Donoghue" , Mauro Carvalho Chehab , Konrad Dybcio , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-i2c@vger.kernel.org, linux-media@vger.kernel.org Cc: Vladimir Zapolskiy , Richard Acayan Subject: [PATCH v5 7/7] arm64: dts: qcom: sdm670: add camss and cci Date: Mon, 30 Sep 2024 22:35:28 -0400 Message-ID: <20241001023520.547271-16-mailingradian@gmail.com> X-Mailer: git-send-email 2.46.2 In-Reply-To: <20241001023520.547271-9-mailingradian@gmail.com> References: <20241001023520.547271-9-mailingradian@gmail.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Add the camera subsystem and CCI used to interface with cameras on the Snapdragon 670. Signed-off-by: Richard Acayan Reviewed-by: Bryan O'Donoghue --- arch/arm64/boot/dts/qcom/sdm670.dtsi | 185 +++++++++++++++++++++++++++ 1 file changed, 185 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sdm670.dtsi b/arch/arm64/boot/dts/qcom/sdm670.dtsi index 02f87200690a..d1b84c9f7481 100644 --- a/arch/arm64/boot/dts/qcom/sdm670.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm670.dtsi @@ -6,6 +6,7 @@ * Copyright (c) 2022, Richard Acayan. All rights reserved. */ +#include #include #include #include @@ -1168,6 +1169,34 @@ tlmm: pinctrl@3400000 { gpio-ranges = <&tlmm 0 0 151>; wakeup-parent = <&pdc>; + cci0_default: cci0-default-state { + pins = "gpio17", "gpio18"; + function = "cci_i2c"; + drive-strength = <2>; + bias-pull-up; + }; + + cci0_sleep: cci0-sleep-state { + pins = "gpio17", "gpio18"; + function = "cci_i2c"; + drive-strength = <2>; + bias-pull-down; + }; + + cci1_default: cci1-default-state { + pins = "gpio19", "gpio20"; + function = "cci_i2c"; + drive-strength = <2>; + bias-pull-up; + }; + + cci1_sleep: cci1-sleep-state { + pins = "gpio19", "gpio20"; + function = "cci_i2c"; + drive-strength = <2>; + bias-pull-down; + }; + qup_i2c0_default: qup-i2c0-default-state { pins = "gpio0", "gpio1"; function = "qup0"; @@ -1400,6 +1429,162 @@ spmi_bus: spmi@c440000 { #interrupt-cells = <4>; }; + cci: cci@ac4a000 { + compatible = "qcom,sdm670-cci", "qcom,msm8996-cci"; + #address-cells = <1>; + #size-cells = <0>; + + reg = <0 0x0ac4a000 0 0x4000>; + interrupts = ; + power-domains = <&camcc TITAN_TOP_GDSC>; + + clocks = <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_SOC_AHB_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_CLK>; + clock-names = "camnoc_axi", + "soc_ahb", + "cpas_ahb", + "cci"; + + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&cci0_default &cci1_default>; + pinctrl-1 = <&cci0_sleep &cci1_sleep>; + + status = "disabled"; + + cci_i2c0: i2c-bus@0 { + reg = <0>; + clock-frequency = <1000000>; + #address-cells = <1>; + #size-cells = <0>; + }; + + cci_i2c1: i2c-bus@1 { + reg = <1>; + clock-frequency = <1000000>; + #address-cells = <1>; + #size-cells = <0>; + }; + }; + + camss: camera-controller@ac65000 { + compatible = "qcom,sdm670-camss"; + reg = <0 0x0ac65000 0 0x1000>, + <0 0x0ac66000 0 0x1000>, + <0 0x0ac67000 0 0x1000>, + <0 0x0acaf000 0 0x4000>, + <0 0x0acb3000 0 0x1000>, + <0 0x0acb6000 0 0x4000>, + <0 0x0acba000 0 0x1000>, + <0 0x0acc4000 0 0x4000>, + <0 0x0acc8000 0 0x1000>; + reg-names = "csiphy0", + "csiphy1", + "csiphy2", + "vfe0", + "csid0", + "vfe1", + "csid1", + "vfe_lite", + "csid2"; + + interrupts = , + , + , + , + , + , + , + , + ; + interrupt-names = "csid0", + "csid1", + "csid2", + "csiphy0", + "csiphy1", + "csiphy2", + "vfe0", + "vfe1", + "vfe_lite"; + + clocks = <&gcc GCC_CAMERA_AHB_CLK>, + <&gcc GCC_CAMERA_AXI_CLK>, + <&camcc CAM_CC_SOC_AHB_CLK>, + <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_IFE_0_CSID_CLK>, + <&camcc CAM_CC_IFE_1_CSID_CLK>, + <&camcc CAM_CC_IFE_LITE_CSID_CLK>, + <&camcc CAM_CC_CSIPHY0_CLK>, + <&camcc CAM_CC_CSI0PHYTIMER_CLK>, + <&camcc CAM_CC_CSIPHY1_CLK>, + <&camcc CAM_CC_CSI1PHYTIMER_CLK>, + <&camcc CAM_CC_CSIPHY2_CLK>, + <&camcc CAM_CC_CSI2PHYTIMER_CLK>, + <&camcc CAM_CC_IFE_0_AXI_CLK>, + <&camcc CAM_CC_IFE_0_CLK>, + <&camcc CAM_CC_IFE_0_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_1_AXI_CLK>, + <&camcc CAM_CC_IFE_1_CLK>, + <&camcc CAM_CC_IFE_1_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_LITE_CLK>, + <&camcc CAM_CC_IFE_LITE_CPHY_RX_CLK>; + clock-names = "gcc_camera_ahb", + "gcc_camera_axi", + "soc_ahb", + "camnoc_axi", + "cpas_ahb", + "csi0", + "csi1", + "csi2", + "csiphy0", + "csiphy0_timer", + "csiphy1", + "csiphy1_timer", + "csiphy2", + "csiphy2_timer", + "vfe0_axi", + "vfe0", + "vfe0_cphy_rx", + "vfe1_axi", + "vfe1", + "vfe1_cphy_rx", + "vfe_lite", + "vfe_lite_cphy_rx"; + + iommus = <&apps_smmu 0x808 0x0>, + <&apps_smmu 0x810 0x8>, + <&apps_smmu 0xc08 0x0>, + <&apps_smmu 0xc10 0x8>; + + power-domains = <&camcc IFE_0_GDSC>, + <&camcc IFE_1_GDSC>, + <&camcc TITAN_TOP_GDSC>; + power-domain-names = "ife0", + "ife1", + "top"; + + status = "disabled"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + camss_port0: port@0 { + reg = <0>; + }; + + camss_port1: port@1 { + reg = <1>; + }; + + camss_port2: port@2 { + reg = <2>; + }; + }; + }; + camcc: clock-controller@ad00000 { compatible = "qcom,sdm670-camcc", "qcom,sdm845-camcc"; reg = <0 0x0ad00000 0 0x10000>;