From patchwork Fri Nov 29 21:39:11 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Niklas Cassel X-Patchwork-Id: 180506 Delivered-To: patch@linaro.org Received: by 2002:a92:3001:0:0:0:0:0 with SMTP id x1csp2126758ile; Fri, 29 Nov 2019 13:39:32 -0800 (PST) X-Google-Smtp-Source: APXvYqyXPaUOXVKObHpktkblBhrXFd6AJnAPJZ7A4qRTwT9gnc7BM2YQRrF4t3/FFZfd6XlEARkJ X-Received: by 2002:a17:906:a3d1:: with SMTP id ca17mr4533386ejb.267.1575063572038; Fri, 29 Nov 2019 13:39:32 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1575063572; cv=none; d=google.com; s=arc-20160816; b=0IGPdbMYD/HG9hTH6pycqHruTbW5T2nu7AJU2SjvVKQXtsMCls9xO3rgbj3FEnJhF6 x/uKqdufXOFqE5kxWmvFfD2v/eHq5LHqi5+Rjqk/t2ZYCfOjkAkJ9Qg/7FI5cvesPmcY DOShcagWe1R1HVzg6X+cPx2KBgLhhX5FEza9+8qsfWUnxEwz/FFHKTuUjCb7x6bONMhg X5142VGi0VyeXlLlbvIf97ZCu/oo6pIPUyp7+0Hggh87c0QpDdOLZliv96DRKx9aBSFB S5uwZzEKwGZrmc3JOTXEM2aCPmaWWYUwaxedmXn6HCLiVJSgxTAUGZheO8UTsgT6mSY4 to3Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=CtdLO3BiiDckbba/jOWuHZ5pqirfCEByMIQAzPx8214=; b=xQ4TtY/tVIOvOZnyhTpUgwv+Uge67D86WpRzUHS1XKDUgtKpIUA2BCiEf5SKongPgF KtjWYyti90AHS8ktASM8GMRZgW8/EeoIGcAVpK3zQyeTDO8dIGpgb2Wdv6Hv55/1w9nc bRM7ggGYcfdZEb1oYHgkVp0SkyQrUzhUso0NzXA8SjgMt7wHOTA68U9+NQ/i42+3E4MR blq8g/q/Map+eJ8dUZicQELWgdf4un8SY1LbfSzcmVehX+spHcMSpKDOi7vhsYjZvcdb qQ5jBzjZTdjLLGfaOe4/jI9rUpKGDYn7fy9j9lqgBiaeJti9eqfafakArtLTio0r/K1z rIxQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=BavR3UpT; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l25si14371508ejg.249.2019.11.29.13.39.31; Fri, 29 Nov 2019 13:39:32 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=BavR3UpT; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727130AbfK2Vj0 (ORCPT + 8 others); Fri, 29 Nov 2019 16:39:26 -0500 Received: from mail-lj1-f195.google.com ([209.85.208.195]:42206 "EHLO mail-lj1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727235AbfK2VjY (ORCPT ); Fri, 29 Nov 2019 16:39:24 -0500 Received: by mail-lj1-f195.google.com with SMTP id e28so9147309ljo.9 for ; Fri, 29 Nov 2019 13:39:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=CtdLO3BiiDckbba/jOWuHZ5pqirfCEByMIQAzPx8214=; b=BavR3UpTHnmbsDK2KKPSRwZ1J4zVQ4D9SJo7FVC2DWk/t6FLi/mkuWgkmBB1qTQ5yh +1SDnUN3O+XZwOp1TqgmEnxDp7+txVWorIAYaY4vntKki6gAV7rfIQ9zzyCpoGEESFzR DyTjAno3NjZfg3Msn2RebkvTRE+YCRtr9DSya5bGCcoyH+P0UkUKDJdxxbpnXz65b147 SeEjCiBa3XuWIU/ahYSBiJHpsq0n74aLjsDjdHzdqNGjtgrMx403HBUiIZYq345g4ivC OM4hDXN+Ugh92XtVX0NheTKs/ZDQt1AHsZL0CNvlrJoeXoV4p93bdwbKxi/HdOvhmfVb oWWw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=CtdLO3BiiDckbba/jOWuHZ5pqirfCEByMIQAzPx8214=; b=qOct5cdI++lZ1qJwkGi8SJ2nBdv2oEkOdDv9ODZreOLASQDHBr61YWWfdhUoswDqcY 2L5tO81Ook9Enr9uc4Q0JfAOFHWwGKQUn9Y3eLA+76ZGaRfM0Of1mm9lt/nRt7pmKsFN Hzr+97GG/4TQfVDpJPsKllUEqoxSS8FQEawY6otdxB2Z5VgAuLjitTWXvu6jC9B5Itf/ qXAg7Albp1DCVcaj8g+W2PCa7fcnvRywMbAbglH/neFMSzUVJf/V8/7aNmH8wYrcEhS0 Y1VLXAoimKe9xEC0Eu8NwMdQEAggf35xCl+zSvoG4PGmW1qXhVRuyA6qRwnNP79ZqYwg rRcg== X-Gm-Message-State: APjAAAWy9MADxObTM9Z7icVxsVbpWF3VzJe5Yvdqte4PL9ZhMnRFpgkg 34Pi9c/yS8GEnhFfOBKaEZWBjg== X-Received: by 2002:a2e:a304:: with SMTP id l4mr38293021lje.178.1575063562136; Fri, 29 Nov 2019 13:39:22 -0800 (PST) Received: from centauri.lan (ua-84-217-220-205.bbcust.telenor.se. [84.217.220.205]) by smtp.gmail.com with ESMTPSA id b190sm10742234lfd.39.2019.11.29.13.39.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 29 Nov 2019 13:39:21 -0800 (PST) From: Niklas Cassel To: Niklas Cassel Cc: linux-arm-msm@vger.kernel.org, amit.kucheria@linaro.org, sboyd@kernel.org, vireshk@kernel.org, bjorn.andersson@linaro.org, ulf.hansson@linaro.org, Niklas Cassel , Rob Herring , Mark Rutland , linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v7 1/5] dt-bindings: power: avs: Add support for CPR (Core Power Reduction) Date: Fri, 29 Nov 2019 22:39:11 +0100 Message-Id: <20191129213917.1301110-2-niklas.cassel@linaro.org> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20191129213917.1301110-1-niklas.cassel@linaro.org> References: <20191129213917.1301110-1-niklas.cassel@linaro.org> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add DT bindings to describe the CPR HW found on certain Qualcomm SoCs. Co-developed-by: Jorge Ramirez-Ortiz Signed-off-by: Jorge Ramirez-Ortiz Signed-off-by: Niklas Cassel Reviewed-by: Rob Herring Reviewed-by: Bjorn Andersson Reviewed-by: Ulf Hansson --- Changes since v6: -Picked up Bjorn's and Ulf's Reviewed-by. .../bindings/power/avs/qcom,cpr.txt | 130 ++++++++++++++++++ 1 file changed, 130 insertions(+) create mode 100644 Documentation/devicetree/bindings/power/avs/qcom,cpr.txt -- 2.23.0 diff --git a/Documentation/devicetree/bindings/power/avs/qcom,cpr.txt b/Documentation/devicetree/bindings/power/avs/qcom,cpr.txt new file mode 100644 index 000000000000..ab0d5ebbad4e --- /dev/null +++ b/Documentation/devicetree/bindings/power/avs/qcom,cpr.txt @@ -0,0 +1,130 @@ +QCOM CPR (Core Power Reduction) + +CPR (Core Power Reduction) is a technology to reduce core power on a CPU +or other device. Each OPP of a device corresponds to a "corner" that has +a range of valid voltages for a particular frequency. While the device is +running at a particular frequency, CPR monitors dynamic factors such as +temperature, etc. and suggests adjustments to the voltage to save power +and meet silicon characteristic requirements. + +- compatible: + Usage: required + Value type: + Definition: should be "qcom,qcs404-cpr", "qcom,cpr" for qcs404 + +- reg: + Usage: required + Value type: + Definition: base address and size of the rbcpr register region + +- interrupts: + Usage: required + Value type: + Definition: should specify the CPR interrupt + +- clocks: + Usage: required + Value type: + Definition: phandle to the reference clock + +- clock-names: + Usage: required + Value type: + Definition: must be "ref" + +- vdd-apc-supply: + Usage: required + Value type: + Definition: phandle to the vdd-apc-supply regulator + +- #power-domain-cells: + Usage: required + Value type: + Definition: should be 0 + +- operating-points-v2: + Usage: required + Value type: + Definition: A phandle to the OPP table containing the + performance states supported by the CPR + power domain + +- acc-syscon: + Usage: optional + Value type: + Definition: phandle to syscon for writing ACC settings + +- nvmem-cells: + Usage: required + Value type: + Definition: phandle to nvmem cells containing the data + that makes up a fuse corner, for each fuse corner. + As well as the CPR fuse revision. + +- nvmem-cell-names: + Usage: required + Value type: + Definition: should be "cpr_quotient_offset1", "cpr_quotient_offset2", + "cpr_quotient_offset3", "cpr_init_voltage1", + "cpr_init_voltage2", "cpr_init_voltage3", "cpr_quotient1", + "cpr_quotient2", "cpr_quotient3", "cpr_ring_osc1", + "cpr_ring_osc2", "cpr_ring_osc3", "cpr_fuse_revision" + for qcs404. + +Example: + + cpr_opp_table: cpr-opp-table { + compatible = "operating-points-v2-qcom-level"; + + cpr_opp1: opp1 { + opp-level = <1>; + qcom,opp-fuse-level = <1>; + }; + cpr_opp2: opp2 { + opp-level = <2>; + qcom,opp-fuse-level = <2>; + }; + cpr_opp3: opp3 { + opp-level = <3>; + qcom,opp-fuse-level = <3>; + }; + }; + + power-controller@b018000 { + compatible = "qcom,qcs404-cpr", "qcom,cpr"; + reg = <0x0b018000 0x1000>; + interrupts = <0 15 IRQ_TYPE_EDGE_RISING>; + clocks = <&xo_board>; + clock-names = "ref"; + vdd-apc-supply = <&pms405_s3>; + #power-domain-cells = <0>; + operating-points-v2 = <&cpr_opp_table>; + acc-syscon = <&tcsr>; + + nvmem-cells = <&cpr_efuse_quot_offset1>, + <&cpr_efuse_quot_offset2>, + <&cpr_efuse_quot_offset3>, + <&cpr_efuse_init_voltage1>, + <&cpr_efuse_init_voltage2>, + <&cpr_efuse_init_voltage3>, + <&cpr_efuse_quot1>, + <&cpr_efuse_quot2>, + <&cpr_efuse_quot3>, + <&cpr_efuse_ring1>, + <&cpr_efuse_ring2>, + <&cpr_efuse_ring3>, + <&cpr_efuse_revision>; + nvmem-cell-names = "cpr_quotient_offset1", + "cpr_quotient_offset2", + "cpr_quotient_offset3", + "cpr_init_voltage1", + "cpr_init_voltage2", + "cpr_init_voltage3", + "cpr_quotient1", + "cpr_quotient2", + "cpr_quotient3", + "cpr_ring_osc1", + "cpr_ring_osc2", + "cpr_ring_osc3", + "cpr_fuse_revision"; + }; From patchwork Fri Nov 29 21:39:13 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Niklas Cassel X-Patchwork-Id: 180508 Delivered-To: patch@linaro.org Received: by 2002:a92:3001:0:0:0:0:0 with SMTP id x1csp2126945ile; Fri, 29 Nov 2019 13:39:44 -0800 (PST) X-Google-Smtp-Source: APXvYqzoAT9V+UuBK+jcRsF5lEcceNHbfsUMfB9FzDU7ltbzhgm2yPRhidYkMvyWnIWCZ6rOAZiL X-Received: by 2002:aa7:c595:: with SMTP id g21mr4917103edq.143.1575063584195; Fri, 29 Nov 2019 13:39:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1575063584; cv=none; d=google.com; s=arc-20160816; b=IqB4onpgsiZ/+95i4trresOTzw6g9o0/CmXdyE9NQJl/7UNxkF9Yo6ypwrIZ07aG+3 tZw5F6TfV7bDWKgcgnbUQkPvqlFIHkVPQVMwrzGasUUf1BzmaC26uMEYyASU2Pt9Lv+Q DtIMLJ0NxzOIpGyTSjdU8LMVaOeYjrJsqV8DecCrAQM9rQFRse2nF9QoI3MPujtxm+Mc 0uzxwgNQMNTQmmcCMJXw5r3gHl/lPNhwx3969eAYcZ0RcBUr69JxchG3YKfBepE+UmBq jON/9lrmqN7uHh7Kys076KXmYfE7LCAU36o7GvH+Np27xn+Mx4BoBq1AkjdjDN2CPyT4 tuzQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=N+931pEx1Hg+i4sg3YN9R80y/JO2qyDWX3fVbDkLEV8=; b=vor91ZIbXpBdY4uGGTXvnytR4U0RSPcLuu36Kqx0H6Li3GzVqQ/4jTl+6KU2GqjrvP MiJgKHihx/PKcCXuWfYpAwxFBAD2WQraVOETlptAiacW6Dt6nSqAkPGXDh563qDluV5G sTVwzVeYFTML3nXJ7AiR7zT64CD0n98JiKrT8/eBKrsaGu6HYojOtbglu90fUa22YY6+ AJjIxICwD+/+mXC+k87T5UAROz1tRyJBTmbe6rG5RMGpfdsr5TRSqB7/sgt8Lm1akDVK x24DZcHP/XqP/5l/DLSdnwGsJ74Rzg4LnTDYaeC4x7Nijxbw64KC2UFdoHxY1r5GJ4Nj VuBg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=WMAlo2z7; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l25si14371508ejg.249.2019.11.29.13.39.43; Fri, 29 Nov 2019 13:39:44 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=WMAlo2z7; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387434AbfK2Vjn (ORCPT + 8 others); Fri, 29 Nov 2019 16:39:43 -0500 Received: from mail-lj1-f196.google.com ([209.85.208.196]:45488 "EHLO mail-lj1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2387418AbfK2Vjn (ORCPT ); Fri, 29 Nov 2019 16:39:43 -0500 Received: by mail-lj1-f196.google.com with SMTP id d20so3531100ljc.12 for ; Fri, 29 Nov 2019 13:39:42 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=N+931pEx1Hg+i4sg3YN9R80y/JO2qyDWX3fVbDkLEV8=; b=WMAlo2z7ud+xPkLazAHrcoYGu8P9EvsN5yyG3J0z6osHw9Hfp20eNgq31QExaYQnHR jCV4wkikzQ/b9oS60p4i0hkEYTiegVdpXDNXYMxPWnq2bd+hpYdt+tmqAm4hJ8ITnfdh eOhh5CIYFwnVFBdZYEXyqtB0jpJBKc5p8WkYBOUZm/JyGUtyinIkWyS8tNvharNZO3lP rVhw7mYjDKRJ8uh6jXOxP6z3M9autwIfMBl2UBXzW337kttsbvUuiX+qAETURTA8LT4r Jk4ZeT+zE5bOjhb8mSnT3PUqgdsw0h+7uRdDx2ICEiyBd0DsW6mBoD8PLRwkq2t2tSNs kksA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=N+931pEx1Hg+i4sg3YN9R80y/JO2qyDWX3fVbDkLEV8=; b=jHVDM2PLE+Pczfy+JboMr9cwkC+2tGdF9zcJliGTfNSYiZLxUWd/afKfOM9FlMXpi4 lLzq5zSxMX0pVowCZYnRu+DEwLjVSQfxzil+0zHV3JXmx0SAp6ak8vPalFwvKJ7YhCKX kmqN3hezlwnltR1n3TIVxFi3pKp8/RKP+OSwPMhAdy+E6DHBW+whz5M18F5Iaa9hwi3d kMWwTu6H6b8geNOk/xtIeRDLddPyPhe4rZXB3i2S/lsHXpZ8G/7aNaCTcUtapUMDWn6k qQsh0AZ2ljiYFeEMauYrNXqfFRcfjO2Gc0wT9L6GIz4mHB3+m7GSlKX6YqsXi+FpvKGN BIeg== X-Gm-Message-State: APjAAAVnDEyUzL2+lZKrSdyQwpJMqgIG0IgVRh250YGsoupH4W9/Fi63 PvzT9qx8TOc84vP2/F0LvtaFCw== X-Received: by 2002:a2e:2914:: with SMTP id u20mr24260689lje.219.1575063581426; Fri, 29 Nov 2019 13:39:41 -0800 (PST) Received: from centauri.lan (ua-84-217-220-205.bbcust.telenor.se. [84.217.220.205]) by smtp.gmail.com with ESMTPSA id p4sm10817755lji.107.2019.11.29.13.39.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 29 Nov 2019 13:39:40 -0800 (PST) From: Niklas Cassel To: Andy Gross , Bjorn Andersson Cc: linux-arm-msm@vger.kernel.org, amit.kucheria@linaro.org, sboyd@kernel.org, vireshk@kernel.org, ulf.hansson@linaro.org, Niklas Cassel , Rob Herring , Mark Rutland , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v7 3/5] arm64: dts: qcom: qcs404: Add CPR and populate OPP table Date: Fri, 29 Nov 2019 22:39:13 +0100 Message-Id: <20191129213917.1301110-4-niklas.cassel@linaro.org> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20191129213917.1301110-1-niklas.cassel@linaro.org> References: <20191129213917.1301110-1-niklas.cassel@linaro.org> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add CPR and populate OPP table. Co-developed-by: Jorge Ramirez-Ortiz Signed-off-by: Jorge Ramirez-Ortiz Signed-off-by: Niklas Cassel Reviewed-by: Bjorn Andersson Reviewed-by: Ulf Hansson --- Changes since v6: -Picked up Bjorn's and Ulf's Reviewed-by. arch/arm64/boot/dts/qcom/qcs404.dtsi | 132 +++++++++++++++++++++++++-- 1 file changed, 124 insertions(+), 8 deletions(-) -- 2.23.0 diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qcom/qcs404.dtsi index 03aa80f2814a..ca255d98d007 100644 --- a/arch/arm64/boot/dts/qcom/qcs404.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi @@ -44,7 +44,8 @@ #cooling-cells = <2>; clocks = <&apcs_glb>; operating-points-v2 = <&cpu_opp_table>; - cpu-supply = <&pms405_s3>; + power-domains = <&cpr>; + power-domain-names = "cpr"; }; CPU1: cpu@101 { @@ -57,7 +58,8 @@ #cooling-cells = <2>; clocks = <&apcs_glb>; operating-points-v2 = <&cpu_opp_table>; - cpu-supply = <&pms405_s3>; + power-domains = <&cpr>; + power-domain-names = "cpr"; }; CPU2: cpu@102 { @@ -70,7 +72,8 @@ #cooling-cells = <2>; clocks = <&apcs_glb>; operating-points-v2 = <&cpu_opp_table>; - cpu-supply = <&pms405_s3>; + power-domains = <&cpr>; + power-domain-names = "cpr"; }; CPU3: cpu@103 { @@ -83,7 +86,8 @@ #cooling-cells = <2>; clocks = <&apcs_glb>; operating-points-v2 = <&cpu_opp_table>; - cpu-supply = <&pms405_s3>; + power-domains = <&cpr>; + power-domain-names = "cpr"; }; L2_0: l2-cache { @@ -107,20 +111,37 @@ }; cpu_opp_table: cpu-opp-table { - compatible = "operating-points-v2"; + compatible = "operating-points-v2-kryo-cpu"; opp-shared; opp-1094400000 { opp-hz = /bits/ 64 <1094400000>; - opp-microvolt = <1224000 1224000 1224000>; + required-opps = <&cpr_opp1>; }; opp-1248000000 { opp-hz = /bits/ 64 <1248000000>; - opp-microvolt = <1288000 1288000 1288000>; + required-opps = <&cpr_opp2>; }; opp-1401600000 { opp-hz = /bits/ 64 <1401600000>; - opp-microvolt = <1384000 1384000 1384000>; + required-opps = <&cpr_opp3>; + }; + }; + + cpr_opp_table: cpr-opp-table { + compatible = "operating-points-v2-qcom-level"; + + cpr_opp1: opp1 { + opp-level = <1>; + qcom,opp-fuse-level = <1>; + }; + cpr_opp2: opp2 { + opp-level = <2>; + qcom,opp-fuse-level = <2>; + }; + cpr_opp3: opp3 { + opp-level = <3>; + qcom,opp-fuse-level = <3>; }; }; @@ -310,6 +331,62 @@ tsens_caldata: caldata@d0 { reg = <0x1f8 0x14>; }; + cpr_efuse_speedbin: speedbin@13c { + reg = <0x13c 0x4>; + bits = <2 3>; + }; + cpr_efuse_quot_offset1: qoffset1@231 { + reg = <0x231 0x4>; + bits = <4 7>; + }; + cpr_efuse_quot_offset2: qoffset2@232 { + reg = <0x232 0x4>; + bits = <3 7>; + }; + cpr_efuse_quot_offset3: qoffset3@233 { + reg = <0x233 0x4>; + bits = <2 7>; + }; + cpr_efuse_init_voltage1: ivoltage1@229 { + reg = <0x229 0x4>; + bits = <4 6>; + }; + cpr_efuse_init_voltage2: ivoltage2@22a { + reg = <0x22a 0x4>; + bits = <2 6>; + }; + cpr_efuse_init_voltage3: ivoltage3@22b { + reg = <0x22b 0x4>; + bits = <0 6>; + }; + cpr_efuse_quot1: quot1@22b { + reg = <0x22b 0x4>; + bits = <6 12>; + }; + cpr_efuse_quot2: quot2@22d { + reg = <0x22d 0x4>; + bits = <2 12>; + }; + cpr_efuse_quot3: quot3@230 { + reg = <0x230 0x4>; + bits = <0 12>; + }; + cpr_efuse_ring1: ring1@228 { + reg = <0x228 0x4>; + bits = <0 3>; + }; + cpr_efuse_ring2: ring2@228 { + reg = <0x228 0x4>; + bits = <4 3>; + }; + cpr_efuse_ring3: ring3@229 { + reg = <0x229 0x4>; + bits = <0 3>; + }; + cpr_efuse_revision: revision@218 { + reg = <0x218 0x4>; + bits = <3 3>; + }; }; rng: rng@e3000 { @@ -952,6 +1029,45 @@ clocks = <&sleep_clk>; }; + cpr: power-controller@b018000 { + compatible = "qcom,qcs404-cpr", "qcom,cpr"; + reg = <0x0b018000 0x1000>; + interrupts = <0 15 IRQ_TYPE_EDGE_RISING>; + clocks = <&xo_board>; + clock-names = "ref"; + vdd-apc-supply = <&pms405_s3>; + #power-domain-cells = <0>; + operating-points-v2 = <&cpr_opp_table>; + acc-syscon = <&tcsr>; + + nvmem-cells = <&cpr_efuse_quot_offset1>, + <&cpr_efuse_quot_offset2>, + <&cpr_efuse_quot_offset3>, + <&cpr_efuse_init_voltage1>, + <&cpr_efuse_init_voltage2>, + <&cpr_efuse_init_voltage3>, + <&cpr_efuse_quot1>, + <&cpr_efuse_quot2>, + <&cpr_efuse_quot3>, + <&cpr_efuse_ring1>, + <&cpr_efuse_ring2>, + <&cpr_efuse_ring3>, + <&cpr_efuse_revision>; + nvmem-cell-names = "cpr_quotient_offset1", + "cpr_quotient_offset2", + "cpr_quotient_offset3", + "cpr_init_voltage1", + "cpr_init_voltage2", + "cpr_init_voltage3", + "cpr_quotient1", + "cpr_quotient2", + "cpr_quotient3", + "cpr_ring_osc1", + "cpr_ring_osc2", + "cpr_ring_osc3", + "cpr_fuse_revision"; + }; + timer@b120000 { #address-cells = <1>; #size-cells = <1>;