From patchwork Fri Jan 3 06:37:07 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manikanta Mylavarapu X-Patchwork-Id: 855048 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 28E9316F8F5; Fri, 3 Jan 2025 06:37:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735886252; cv=none; b=ZErM/hny51Gq8uNCZRC3g6wMrx0xTqAZgZmyHSaMVNaOs+WZSyVkhDyHrHY5phy7mhPQ6+/HbQEw/+aZm/DMhXkwwmgDxcoJdwY6TRBMOLGcGUaspheSMDME/thCvjx8XBLhUaPodQnQqaQygFy19FEoEHSpu6wCWrgAzDWLlH0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735886252; c=relaxed/simple; bh=ctAYZxUNtAv+23j9JqRfH1I0Gf+RGb9MtE8oOnethfU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=KF8p/CqtX3yp1mHLErHofzzMWb/sieIIuUBYqxXwTL6VefF4EhTMuj0u2vKR32/DZxY0nDP9LQSyNRAL0kex3prkvWg1f3VthpIc9nDyRjqVd+AFMVROc2MwdCs0xJbnEjzlYtkB3+mbtqG6RCKxVXQ0FOTw0Sy4Q7n1RmiEL48= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=gaz9UZk3; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="gaz9UZk3" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 502G1LW3005804; Fri, 3 Jan 2025 06:37:28 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Yyq86aoK+gQcA19FXhE8/hmBMZJgphER5nyyhuk+zAc=; b=gaz9UZk3T4+CrMjh a0Pqz1PEMj/3VKbdLxnk93RmIZWdtAxLlxXYvDkYqQdpQVbuOgkOBy+azn/mQR6z gJa6vfkVDJuCqoUyfo3pudsQpcUxpSpindlFYjNPxiIF2GP7Nc9IWVmckVtz125V VOnY2NCaRqIUDobVVwaylLC+Jsllk4Tni+YJQYlnWAf0fdzAl6XZef8P6Izmt90Z daJmUW1hh+BtYXTT4rE3wFkfnZeYe8fkstmOVrIQOdc/9jc4FXIRk/ji7QVrKiS+ YX97vW4LyQ7oxxRm2iLifHP5+RPcLNY92jdxCxGVh9liv+FWd3dm/AJrf2+5Yg1n onGvTQ== Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43ww1p1p7k-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 03 Jan 2025 06:37:27 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 5036bRLV027026 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 3 Jan 2025 06:37:27 GMT Received: from hu-mmanikan-blr.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 2 Jan 2025 22:37:23 -0800 From: Manikanta Mylavarapu To: , , , , , , , CC: , Subject: [PATCH v4 1/2] arm64: dts: qcom: ipq5424: add spi nodes Date: Fri, 3 Jan 2025 12:07:07 +0530 Message-ID: <20250103063708.3256467-2-quic_mmanikan@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250103063708.3256467-1-quic_mmanikan@quicinc.com> References: <20250103063708.3256467-1-quic_mmanikan@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: -iP-rRB-V3apfTUdsbieBFY8n1v6dfjg X-Proofpoint-ORIG-GUID: -iP-rRB-V3apfTUdsbieBFY8n1v6dfjg X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 lowpriorityscore=0 suspectscore=0 priorityscore=1501 impostorscore=0 malwarescore=0 bulkscore=0 clxscore=1015 adultscore=30 phishscore=0 spamscore=0 mlxlogscore=884 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2501030055 Serial engines 4 and 5 on the IPQ5424 support SPI. Serial engine 4 is exclusively dedicated to SPI, whereas serial engine 5 is firmware based and supports SPI, I2C, and UART. The SPI instance operates on serial engine 4, designated as spi0, and on serial engine 5, designated as spi1. Add both the spi0 and spi1 nodes. Signed-off-by: Manikanta Mylavarapu --- Changes in V4: - Revert the 'renaming of spi0 to spi4' and follow the existing naming convention such as spi0 and spi1. - Update commit message. - Add spi1 node. arch/arm64/boot/dts/qcom/ipq5424.dtsi | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5424.dtsi b/arch/arm64/boot/dts/qcom/ipq5424.dtsi index 5e219f900412..5ad250c77a1d 100644 --- a/arch/arm64/boot/dts/qcom/ipq5424.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5424.dtsi @@ -201,6 +201,28 @@ uart1: serial@1a84000 { clock-names = "se"; interrupts = ; }; + + spi0: spi@1a90000 { + compatible = "qcom,geni-spi"; + reg = <0 0x01a90000 0 0x4000>; + clocks = <&gcc GCC_QUPV3_SPI0_CLK>; + clock-names = "se"; + interrupts = ; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + spi1: spi@1a94000 { + compatible = "qcom,geni-spi"; + reg = <0 0x01a94000 0 0x4000>; + clocks = <&gcc GCC_QUPV3_SPI1_CLK>; + clock-names = "se"; + interrupts = ; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; }; sdhc: mmc@7804000 { From patchwork Fri Jan 3 06:37:08 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manikanta Mylavarapu X-Patchwork-Id: 854907 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 315F61B6CF4; Fri, 3 Jan 2025 06:37:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735886255; cv=none; b=YWjaWTFEKOivNRoQzPmNcmDwxlW64mGQsnQURHwias7LWwrwieQrpByR4i9n2WFgCtunu7Dr+h1EVE69BflsyxC3/kxuuDFXbVfeSZjXSazdgcLr5e0QeJOYL4IV6VJVzs3w/A62nbV2HzgCDdFCGJYAzrIpgTUh/CVs7FLoDF4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735886255; c=relaxed/simple; bh=fi9dPEBpkMcdZH0fe4Kz0sZFnAZmsiw2krl61iey0YQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=BjsGRkf+O0K5Bp/IjYyQW96w011dgPclDLPr4mbyJu1dsBKcXMBhsVw43LgxyMOHhzReyILvcqnnHNxt5IanmdBar2wGwEqi8Tfxpz56MnFuP7mYBmqaPSoCuTgkCRrSqyEeS8CMMT1ruJ4YIccBRGqM24bXrf2gyBAUufYHsr4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=Piww7JnK; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="Piww7JnK" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5031hcHU016523; Fri, 3 Jan 2025 06:37:31 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= YC2IkMX8dAREBp3oDMij1jugeNR8aCW5D8YjM7wdPmc=; b=Piww7JnKgCKYyj4I tR0FAuILz/BestjDVsMIBhY+E4crUkQqsTKCHGdXICUWUlwKvzqQQR12I5yHR64s gyT2C5lzKox+fMSuAyjvbXo5zJd55QfmsRv3ckP3EtLB7Nnqu6yKayn3SW9UsLxM E17bIkFrEmLHIS+WttdUTa/tqpfSVe76GuJdqvszeuzejxUo7H+JWSHzypvnXh8b PsEOEhGVS54343DpnrZ2ix4q+02tlPt4QRo9GLMVHULkP1B3iyOF4WwyaKKha8HM mXJ6Wu/sSNeCcc4Xm/rf5YQMMGngAkGhAHJQiYnAAAOw+Hphte1kC7zlMuD3zw+v nbDgow== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43x6g0ghg8-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 03 Jan 2025 06:37:31 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 5036bUw2028540 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 3 Jan 2025 06:37:30 GMT Received: from hu-mmanikan-blr.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 2 Jan 2025 22:37:27 -0800 From: Manikanta Mylavarapu To: , , , , , , , CC: , Subject: [PATCH v4 2/2] arm64: dts: qcom: ipq5424: configure spi0 node for rdp466 Date: Fri, 3 Jan 2025 12:07:08 +0530 Message-ID: <20250103063708.3256467-3-quic_mmanikan@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250103063708.3256467-1-quic_mmanikan@quicinc.com> References: <20250103063708.3256467-1-quic_mmanikan@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: -YNsZbGf9SvqGgUuThN9dWuWKxF_Od4R X-Proofpoint-ORIG-GUID: -YNsZbGf9SvqGgUuThN9dWuWKxF_Od4R X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 clxscore=1015 mlxscore=0 lowpriorityscore=0 spamscore=0 suspectscore=0 mlxlogscore=800 malwarescore=0 phishscore=0 bulkscore=0 adultscore=0 impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2501030055 Enable the SPI0 node and configure the associated gpio pins. Signed-off-by: Manikanta Mylavarapu --- Changes in V4: - Revert the 'renaming of spi0 to spi4' and follow the existing naming convention such as spi0 and spi1. - Update commit message. arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts | 43 +++++++++++++++++++++ 1 file changed, 43 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts b/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts index d4d31026a026..60cfa8708eb4 100644 --- a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts +++ b/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts @@ -23,6 +23,36 @@ &sleep_clk { }; &tlmm { + spi0_default_state: spi0-default-state { + clk-pins { + pins = "gpio6"; + function = "spi0_clk"; + drive-strength = <8>; + bias-pull-down; + }; + + cs-pins { + pins = "gpio7"; + function = "spi0_cs"; + drive-strength = <8>; + bias-pull-up; + }; + + miso-pins { + pins = "gpio8"; + function = "spi0_miso"; + drive-strength = <8>; + bias-pull-down; + }; + + mosi-pins { + pins = "gpio9"; + function = "spi0_mosi"; + drive-strength = <8>; + bias-pull-down; + }; + }; + sdc_default_state: sdc-default-state { clk-pins { pins = "gpio5"; @@ -57,3 +87,16 @@ &xo_board { clock-frequency = <24000000>; }; +&spi0 { + pinctrl-0 = <&spi0_default_state>; + pinctrl-names = "default"; + status = "okay"; + + flash@0 { + compatible = "micron,n25q128a11", "jedec,spi-nor"; + reg = <0>; + #address-cells = <1>; + #size-cells = <1>; + spi-max-frequency = <50000000>; + }; +};