From patchwork Thu Mar 6 16:56:03 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Riesch X-Patchwork-Id: 871008 Received: from DUZPR83CU001.outbound.protection.outlook.com (mail-northeuropeazon11023113.outbound.protection.outlook.com [52.101.67.113]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5927025A35F; Thu, 6 Mar 2025 16:56:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.67.113 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741280183; cv=fail; b=rRnNanBbXpAQlM299zxc1d8vnO/8rXyOQUy21pWZ67/Q7Ps3R6QrmkDf3F3tbMSPd+Vx/c4BmTlT0NjmscMbrKO19DxgERGdQNnA9aT9gdzwyxByT3YJ82ep+/UkiV6oeyJwthedaMS9UgDgUoI39SrntnZ387OxeC/eiK2SeMA= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741280183; c=relaxed/simple; bh=TOjjCdbG8+id2SdNirR3B6WDLwEWVtZBREEw0OdTRgc=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=UB3OS9i4pkePrmxsnXdcXjSEPyAeJK0EXPD2hI+yy+M+SpTIbch9SEOXgBGqR6wd3S5MxeCld1pXdNLEnRYvsohGp99ZlRTGhJEQv1qKsHHLmPlhwSBOJAM1SyINHWuygxvAEec2pL1ud/phpNhqYnFhkSJeCdjBDcwhugTK9P8= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=wolfvision.net; spf=pass smtp.mailfrom=wolfvision.net; dkim=pass (1024-bit key) header.d=wolfvision.net header.i=@wolfvision.net header.b=oKIBJ8aQ; arc=fail smtp.client-ip=52.101.67.113 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=wolfvision.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=wolfvision.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=wolfvision.net header.i=@wolfvision.net header.b="oKIBJ8aQ" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=O6grFY4Y5IV4mLT2FKCisgJcIB8SmYbvoqa8HCj6uWMQXpM/kkx5FtInYwJgDQ3564rDahx9Z1qnfo086PFLcJko/PiiM/TpgA1LfRQbV65EQ3WJkmJ4QSmA3p1phMiWy2VKjEDFMw2wXIGDgfGXXFfM72Cmf+Dgwbc1ZJGS7mQfamWTeBNlqbxQa9D2DwFMJRonPCETQh7U0TBcLwDEIOup8jXH/xMAOn4kWMzm/SpYS+bFcmGJ6w81zsQGme6ZDlk3ceGBHsfAhkrY1IuFU/JkmWiNUXskiYwZAP2GBnFYAGXuDiuqlsUmsbDQn1RCyOByc9OOXuDJGvl4ZYuGCg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=GAevX8DPPJJwFpeEZsZj9Ll8Xy/l/5Dz9tCfFmx2VLA=; b=bVIx51CoC0EkbAX+1jLmw6KeHt640ExL+8+eyt6u8WkByDaeQagZju+CI5kj6bXdRt7bf0xtFYcG90qSCXZeVk9twJqRq/bl9/kCBGw3niekO9nc2mw/L11iO1Tk8nsYdZI9MeNA8joLX/t94eKW+IVdXoh+EdIImtFp1HnbUEpC9CpDG9BIBpfEfNwX9mILcPTqT28KDZ6js7zINx/YUyc4GNm4AzYRzOe3AZCoXnMpeVAIBtFnzSimdFJrCG6M1xikZurxTB3kdbsMF8iZC1e8M5qZbPs1ONFAZCYV+9xkvjJA0lT1a6iNy9yzkKwxArBsIYmdmzAeTPgu8CuxSw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wolfvision.net; dmarc=pass action=none header.from=wolfvision.net; dkim=pass header.d=wolfvision.net; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=wolfvision.net; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=GAevX8DPPJJwFpeEZsZj9Ll8Xy/l/5Dz9tCfFmx2VLA=; b=oKIBJ8aQ0R4Qvbb+Ca+/NcGqMSec1ppGDPdvqhVrNjC7AoFSLJFacnSUsWOaQsruyF30qoV6JXWrhBms8B2TPhYmmvD+TCM5u5ny1AAssde0zNvLtcFevm2ef7gXRyxhYleeG+C6AZENL6kednI2Di/udOqpBtxqQzMBP3CkZuA= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=wolfvision.net; Received: from DU0PR08MB9155.eurprd08.prod.outlook.com (2603:10a6:10:416::5) by GV1PR08MB11001.eurprd08.prod.outlook.com (2603:10a6:150:1f2::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8511.16; Thu, 6 Mar 2025 16:56:14 +0000 Received: from DU0PR08MB9155.eurprd08.prod.outlook.com ([fe80::4e72:c5d4:488e:f16d]) by DU0PR08MB9155.eurprd08.prod.outlook.com ([fe80::4e72:c5d4:488e:f16d%5]) with mapi id 15.20.8511.017; Thu, 6 Mar 2025 16:56:12 +0000 From: Michael Riesch Date: Thu, 06 Mar 2025 17:56:03 +0100 Subject: [PATCH v5 02/11] media: dt-bindings: media: add bindings for rockchip px30 vip Message-Id: <20250306-v6-8-topic-rk3568-vicap-v5-2-f02152534f3c@wolfvision.net> References: <20250306-v6-8-topic-rk3568-vicap-v5-0-f02152534f3c@wolfvision.net> In-Reply-To: <20250306-v6-8-topic-rk3568-vicap-v5-0-f02152534f3c@wolfvision.net> To: Mehdi Djait , Maxime Chevallier , =?utf-8?q?Th=C3=A9o_Leb?= =?utf-8?q?run?= , Gerald Loacker , Thomas Petazzoni , Laurent Pinchart , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , Kever Yang , Nicolas Dufresne , Sebastian Fricke , Sebastian Reichel , Paul Kocialkowski , Alexander Shiyan , Val Packett , Rob Herring , Philipp Zabel , Sakari Ailus Cc: linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, Michael Riesch , Mehdi Djait X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1741280167; l=4443; i=michael.riesch@wolfvision.net; s=20240405; h=from:subject:message-id; bh=NsTFkcABzB7Oz4O9mN4hbSE8/lW18X7tv64zaWMvP0c=; b=el5pqdlMGGAI5ayjm8IXAGtNhhOWOn4XxuPRqf9FlJW86ai0nrAM8+PzJg09n//BBst6+okzu 22Ffuo+UWvfBHcCcKpeWau1SuHbZWbczzX6x8rkuVV9wEoxJ0CIl6WV X-Developer-Key: i=michael.riesch@wolfvision.net; a=ed25519; pk=cSJmgKSH3B6kdCIDCl+IYDW1Pw/Ybc6g9rmnUd/G7Ck= X-ClientProxiedBy: VI1PR04CA0133.eurprd04.prod.outlook.com (2603:10a6:803:f0::31) To DU0PR08MB9155.eurprd08.prod.outlook.com (2603:10a6:10:416::5) Precedence: bulk X-Mailing-List: linux-media@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR08MB9155:EE_|GV1PR08MB11001:EE_ X-MS-Office365-Filtering-Correlation-Id: dd790c15-f589-4953-3f54-08dd5ccfccc5 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|7416014|52116014|1800799024|366016|921020|7053199007|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?UJRJZoz/IJxBBLkStCGQMdOoQQuvcRE?= =?utf-8?q?eJRjP11x5Hl76PkUUec/1CfdRFnv+zvegHY7bvk0cODk6lO80BpxPUkzGLz3iL/DF?= =?utf-8?q?zKndtMeACgS+2+daYtqwbw+EkYcatZCZCQaIqpCRrnXqq/YPW0fkGWl3GZQFnbxlW?= =?utf-8?q?r+sb9IzQHNpNqx2BJumtbErXDXpM6CLJEjnv8bp/hJZaerwVOYFBW/ns8y4ZL4G6R?= =?utf-8?q?MziA61v0aih+UNmUuwmXqKky4+Wq05i6Gwy/xsr63t2b7flCXjI1FvPWHjHY3zEqJ?= =?utf-8?q?4lBKcQ9KgFdCtnSwyMU/43rUl0cchJgVGMkePcI8lCkknk78FrrU1ps1RBiuLx/l1?= =?utf-8?q?bmgAByuLO1pW3GHhOFjLHnmHJ6pRxmV4i3obKat33ubwA1qPV9g3CYFzl3ZkL7d5j?= =?utf-8?q?nloNEAhtYav7pci6BZgdE4+ea5HoSQvz4+6vZrktbu7DxDj3XhcShOtFt4+317biY?= =?utf-8?q?FG+S8YlDlL89KJHVWBpeCbIwgHc3SdsUWsCrt0I1rGvtys91Fh0pYmLz4TulCv63S?= =?utf-8?q?9MzxgJSgBrWWAxScDkxR7JbyvVQa68pZP5gO0BYLzmQ9hw9ifaDRlCMj3QxZxnSp1?= =?utf-8?q?aYMaBPLTzkZVeUlKMJTHoATnAVQpHsKGGf3e5xsqYS0KFAJBB9rLs7Ss4TZXESMk8?= =?utf-8?q?WHnch3emExlAF284rwjDKsaCXbhiHQKJSOX4WrJXb6h1awLPCBWk0LlI65D3iKiZw?= =?utf-8?q?dlTavh9C8YlCuRespqiEA31crV6xlmXo2A9dGXRkt9sg3H+y50j0XrGStSLRkhAGB?= =?utf-8?q?BBdX4Hw5C+zdpgtzpGGBJps76ZkP7T9PlCuGWuyi+PW3xCWBVr1TIXDYkoLif8IKx?= =?utf-8?q?0ubm5ryP9/nWAXIY3EdFLU7f6kEaFm6Jg7/oYNYuGYseo6lyyhK3iPc/CPv4I7m5v?= =?utf-8?q?eFAGsYw/8OR3scXyfsbswVngvsYdBTqsXFHxcbLCEr+Q+9nHdYxS6O+4fWdUjYpRe?= =?utf-8?q?z8JN4tSFIC0qcpHPCxTqb1IBGmlzfkyMKw+Ab19zd/KVFHZZw15HyXJDtpIFt8Y+O?= =?utf-8?q?9VeyW/EodLW49GbFirmDmaBzICKQiVtFkTVKprjNJl8St+5GfaCHc9zqftNa+s3j9?= =?utf-8?q?LRNSgxOopplnVibP1ZLspHvjt0HAr+rQUWYofNVCIaTRsoMJW82Yo5UPJGPfYBHs3?= =?utf-8?q?3OBqdJezu+inoodvABLxpp9xK7/9LnxezX9AApHgw5LEeGLajrhpbBVT27MDy6NPY?= =?utf-8?q?gmUpsXBTtEFJCADoBK66fOVfAKLpO8Kkvy2hN8ZermHwAsmdQA1UxJ4x3u7VVQfiD?= =?utf-8?q?FGVG3AhxGtcyyhgBkmD5bqxAcTvJjLzmOJV/46oUUZAm06fYCadLKgwqQiMwA1FgG?= =?utf-8?q?kM+5ZAvfCHSIfCLUnAS2NlHAN4BDbfMNog=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DU0PR08MB9155.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(376014)(7416014)(52116014)(1800799024)(366016)(921020)(7053199007)(38350700014); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?gfVOf/hKOQNs/GVcjDoNInYjSPUc?= =?utf-8?q?QcL17lHR6Qy4HTccbJOtJbzHiewmpx+PnSIycDlBsqNADvJ7WgLxQm7JQxbfBXCc4?= =?utf-8?q?i6pfaW8z4gXfvM7UlL4y4hE+DM+HlbwkFaWNOx898OuHvUvXyzm2E9N8SVHD4kNDp?= =?utf-8?q?CpZ+VlEH6lSvH5VEwO+/tW1gG6x1e44giQmxUhZNqKi0kwADYI977sYzr0YVQ6jy9?= =?utf-8?q?ycd/3j3YPx/CBvGkxWyDz+jaR2AhizxCQUosWJFNVvQADviYvsvyRqL962ogAQQrQ?= =?utf-8?q?64at4J7eZqCiS6D1s/NCnV/TEKd3LMGCDkXQKy1wCUw1iBpIiOS71Muo8e1Ii6Ap2?= =?utf-8?q?Dumpg0YqN3/1EmxGRX3awICO6bUezAp6Bg+cLmCHQm9iKrAyC72HOtaQpI0/IUMK7?= =?utf-8?q?WCp4RB57rx6ZEmYH8HsANhWSojedLzhzxYH+kpPk5YwH8cK2VHyjIj05nkLwGxRBd?= =?utf-8?q?L9mijDBOoLbjXOu03aEv62b/kS+9ckxz7K98fdVlExq5Q4L9HQJFmggxCrsgmJNeh?= =?utf-8?q?cIC67SKvvq+0OpL6UHel2g+GvpSUhzF05TI+RgskG9P91teGP9C6/AahStOZaV6fq?= =?utf-8?q?Jh1vSlt1c1mdogYzs9W3IlNMI7FFFApi7P533qogEoOLf0lq+hNXOuRVMTdjmfUEI?= =?utf-8?q?K2jwCiNMSskSFvFGh7J3M/ehEE/XbO1Vl23u6hOmRzqOM5WFvD0oRVgA+2ho8QBCD?= =?utf-8?q?i/NrkCHHrraYn08NnnuT/wnn7QfloWGgtlDKPzt4Lap3rXPyYe/HAssmzgQ8TtP0t?= =?utf-8?q?BmmOVijnkFjbCcd29vL//+RuEFirm2tlLxn9k/MLNhaBE81O13B4HcF/kRR8+e2+p?= =?utf-8?q?aFxxtGGt9GLrl8oEdHeZLD37WH9650MASE8LPdsOEe66m0fZRmOCyZlWXEg65U2r4?= =?utf-8?q?+GT4hcaT7SsEX5Wuw5a1lWXn26SYy0TL5rm9KkWhQwMeCs+jnSnpr2BUrc5dUlfS2?= =?utf-8?q?UL91JtP4Kh0QgrCmTFadmNKGEm51/kwVj4rCCBZdWuC2nR8MPLvCkJkDp3/Z51ygE?= =?utf-8?q?zP/EAXYc4avxrU2tF5WR/Sb+anwcYpXBRgDmP76IYVrwwGqcm3v8lJer5OzUlUnpU?= =?utf-8?q?0Qvq489xJB1OFqrWFx3lv8HeBvKshVyLkfHRXug0H3rjM/ZVX2odxkhYaXsrR5OvF?= =?utf-8?q?pjdpORCQpeEaYagShSiRRYyJKzdSNqfBBgGVbOQQ8NwDesGH6zFgM9i38sV5of5gO?= =?utf-8?q?OnrwUXFHbh3U8CWui7Y4XCiZCiN0hFdiza2wfVKlUfpHLmL7ofcSTKOmg4P4i1EcU?= =?utf-8?q?5NC2xPU36iF5iEZLpOyD1qCSjv4hamB5pJmRek3wrhfFtBGJwjRzx6uRcqcBq1v9w?= =?utf-8?q?vAYfm/3+z3/kLXw/eXPZwegjTkjCjXfWIH809fr6bF1Kb14+9O8/RDZbDR3ZgVh1g?= =?utf-8?q?1ya4d7/lUfXWF+zWe3WW/Ws8GnGYPpo5J8GRdZiaF6Z6C92ku72Z2jHdQJn8WTHQf?= =?utf-8?q?CtouM3tu2zS1LRXsl0+anN22tR02MWDWorqzPGZvg5ooLGTwylznettqwpuixjAxe?= =?utf-8?q?k7ljiIhxG7Tw34yD4jFzyYdsOq0VRAcP2w=3D=3D?= X-OriginatorOrg: wolfvision.net X-MS-Exchange-CrossTenant-Network-Message-Id: dd790c15-f589-4953-3f54-08dd5ccfccc5 X-MS-Exchange-CrossTenant-AuthSource: DU0PR08MB9155.eurprd08.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Mar 2025 16:56:12.0962 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: e94ec9da-9183-471e-83b3-51baa8eb804f X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: +2qyYy09Rei1OTFBMb76qtRcCx6xiYOsGF/3od2aRsf5pt/LeNyUBzhsfcXast7RRXJRPPbpCUDzUCOZKLjFMhWrlHe+pwS1GcT9osuh/cQ= X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV1PR08MB11001 From: Mehdi Djait Add documentation for the Rockchip PX30 Video Input Processor (VIP). Signed-off-by: Mehdi Djait [revised description] Reviewed-by: Rob Herring (Arm) Signed-off-by: Michael Riesch --- .../bindings/media/rockchip,px30-vip.yaml | 123 +++++++++++++++++++++ MAINTAINERS | 7 ++ 2 files changed, 130 insertions(+) diff --git a/Documentation/devicetree/bindings/media/rockchip,px30-vip.yaml b/Documentation/devicetree/bindings/media/rockchip,px30-vip.yaml new file mode 100644 index 000000000000..d34c0974204f --- /dev/null +++ b/Documentation/devicetree/bindings/media/rockchip,px30-vip.yaml @@ -0,0 +1,123 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/rockchip,px30-vip.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Rockchip PX30 Video Input Processor (VIP) + +maintainers: + - Mehdi Djait + - Michael Riesch + +description: + The Rockchip PX30 Video Input Processor (VIP) receives the data from a camera + sensor or CCIR656 encoder and transfers it into system main memory by AXI bus. + +properties: + compatible: + const: rockchip,px30-vip + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: ACLK + - description: HCLK + - description: PCLK + + clock-names: + items: + - const: aclk + - const: hclk + - const: pclk + + resets: + items: + - description: AXI + - description: AHB + - description: PCLK IN + + reset-names: + items: + - const: axi + - const: ahb + - const: pclkin + + power-domains: + maxItems: 1 + + ports: + $ref: /schemas/graph.yaml#/properties/ports + + properties: + port@0: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: input port on the parallel interface + + properties: + endpoint: + $ref: video-interfaces.yaml# + unevaluatedProperties: false + + properties: + bus-type: + enum: [5, 6] + + required: + - bus-type + + required: + - port@0 + +required: + - compatible + - reg + - interrupts + - clocks + - ports + +additionalProperties: false + +examples: + - | + #include + #include + #include + #include + + parent { + #address-cells = <2>; + #size-cells = <2>; + + video-capture@ff490000 { + compatible = "rockchip,px30-vip"; + reg = <0x0 0xff490000 0x0 0x200>; + interrupts = ; + clocks = <&cru ACLK_CIF>, <&cru HCLK_CIF>, <&cru PCLK_CIF>; + clock-names = "aclk", "hclk", "pclk"; + power-domains = <&power PX30_PD_VI>; + resets = <&cru SRST_CIF_A>, <&cru SRST_CIF_H>, <&cru SRST_CIF_PCLKIN>; + reset-names = "axi", "ahb", "pclkin"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + cif_in: endpoint { + remote-endpoint = <&tw9900_out>; + bus-type = ; + }; + }; + }; + }; + }; +... diff --git a/MAINTAINERS b/MAINTAINERS index 896a307fa065..bbfaf35d50c6 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -20401,6 +20401,13 @@ S: Maintained F: Documentation/devicetree/bindings/net/can/rockchip,rk3568v2-canfd.yaml F: drivers/net/can/rockchip/ +ROCKCHIP CIF DRIVER +M: Mehdi Djait +M: Michael Riesch +L: linux-media@vger.kernel.org +S: Maintained +F: Documentation/devicetree/bindings/media/rockchip,px30-vip.yaml + ROCKCHIP CRYPTO DRIVERS M: Corentin Labbe L: linux-crypto@vger.kernel.org From patchwork Thu Mar 6 16:56:05 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Riesch X-Patchwork-Id: 871007 Received: from AS8PR03CU001.outbound.protection.outlook.com (mail-westeuropeazon11022121.outbound.protection.outlook.com [52.101.71.121]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C589E2571C8; Thu, 6 Mar 2025 16:56:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.71.121 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741280188; cv=fail; b=FM7VBjYFC1HuJTZ9cYCSVB3SnW3qF7FYkwLccQy2XI2SipXZtk9hmNYidxhBB/WozLXrBU8J+nXuya4p/vJhuDtUxE+D9ffBrbDmKr4ubUXndqMC6kLg4hUy4vYmXu1UXHtDUGMDoSoI6pVIstSpprsz1ZeJzbHzDB8rlBCANP4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741280188; c=relaxed/simple; bh=O7q0DghBF8t5TRQzbT427N3gOQpeEIQ++v9y6gnNvtY=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=lEr7IzUiNQBXCk5hJLxebZDpfE7E49JfQ8a466YTwg2yVL3ZbtTWN4U0/rLxO1u+n2aT9Zl7QMiMx0e6Ip/PGvuPwPfFQZ0tY7bwFw3IRZrJAM12fjVbnciqZmT27+iC/SR4EfQ7NJyHx6/fZC2jpF4z+RY1jfBMgL8EGztov20= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=wolfvision.net; spf=pass smtp.mailfrom=wolfvision.net; dkim=pass (1024-bit key) header.d=wolfvision.net header.i=@wolfvision.net header.b=0sftxhYI; arc=fail smtp.client-ip=52.101.71.121 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=wolfvision.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=wolfvision.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=wolfvision.net header.i=@wolfvision.net header.b="0sftxhYI" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=oLOqS/YdPX6WxCX3zE6SHpXQiqeB+cu6oA1rKlE+BBxsdTlqEt+9BLXnIAg2JlC80m6mtVxz8P7aBobBfacDKr1B4aQ2Vm0i+mPflEPVHo/zEGCltVBsLrdiK58tfNKK1+6DqjuwqhayuWje1MGJ7ec5UCLV93Im7+x/O7oGGkpQwuesQbh6nZgZ9zTywcnQ2adhnZdd1VqazpKaCn4x9YkP7cD6Eh4Fn7ZrCfPOj7XUiqtMo/As7HMxiAwDyO/V6IMV6DtDNz5HfE9WSirK/wKbg2FZ8tbEj43hc42ljyelTwB8LnNNqbsyeLykHMZzkVhxoaVBMAPaBBDUQ4k6tg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=hy/J3FgWfPLcrfRa08xsgqxGiCT0z0sQ+JQPAAOc4/Q=; b=CldwR0sOp7Dljar9CV87j6TtOBT3UHakJPX6WBTRtc947MmJjm0k5GPEDTXmBBHoseeH2C69XojvIesnZC+8fTNqnJOzkdY2yPauD8WQuSbMaPgptVtCSuJs7n4fj7j+VcQsdOUhBOsKdeAigskMiDY0sfnoYBg0uhjEnRAlqJYVtdYUUkIYE+AKAteYXYDTYlyU3tM0bdgoDf4LD4o0YLPG6XW1awDQPELce3mibN1/4c+nhJcYO4KPrrzQm8hp7yLCi7peoNp3KghT84WHcZfR4ts+0nY4qKL66k/NXLjS8F4w5LSpqyrI1lS2chlKBizS66gUmA1AkiXQwugldw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wolfvision.net; dmarc=pass action=none header.from=wolfvision.net; dkim=pass header.d=wolfvision.net; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=wolfvision.net; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=hy/J3FgWfPLcrfRa08xsgqxGiCT0z0sQ+JQPAAOc4/Q=; b=0sftxhYIrFfb75D+BoFZ1ftN2R3mcZDINnjNVO3IsHWGDpZE7V7uyEImpjMxk0OkYoPVf0knZe4FlMfzY6zwDO3g3tGQxPAPw3CVLvd8WDMAa4uwHMMI+HD1Elh4XgWTcAlj6c0dY7URUOQeJAFnN5bT5/Cm31dBJwZI17hq4WM= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=wolfvision.net; Received: from DU0PR08MB9155.eurprd08.prod.outlook.com (2603:10a6:10:416::5) by GV1PR08MB11001.eurprd08.prod.outlook.com (2603:10a6:150:1f2::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8511.16; Thu, 6 Mar 2025 16:56:15 +0000 Received: from DU0PR08MB9155.eurprd08.prod.outlook.com ([fe80::4e72:c5d4:488e:f16d]) by DU0PR08MB9155.eurprd08.prod.outlook.com ([fe80::4e72:c5d4:488e:f16d%5]) with mapi id 15.20.8511.017; Thu, 6 Mar 2025 16:56:15 +0000 From: Michael Riesch Date: Thu, 06 Mar 2025 17:56:05 +0100 Subject: [PATCH v5 04/11] media: dt-bindings: media: add bindings for rockchip mipi csi host Message-Id: <20250306-v6-8-topic-rk3568-vicap-v5-4-f02152534f3c@wolfvision.net> References: <20250306-v6-8-topic-rk3568-vicap-v5-0-f02152534f3c@wolfvision.net> In-Reply-To: <20250306-v6-8-topic-rk3568-vicap-v5-0-f02152534f3c@wolfvision.net> To: Mehdi Djait , Maxime Chevallier , =?utf-8?q?Th=C3=A9o_Leb?= =?utf-8?q?run?= , Gerald Loacker , Thomas Petazzoni , Laurent Pinchart , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , Kever Yang , Nicolas Dufresne , Sebastian Fricke , Sebastian Reichel , Paul Kocialkowski , Alexander Shiyan , Val Packett , Rob Herring , Philipp Zabel , Sakari Ailus Cc: linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, Michael Riesch X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1741280167; l=3933; i=michael.riesch@wolfvision.net; s=20240405; h=from:subject:message-id; bh=O7q0DghBF8t5TRQzbT427N3gOQpeEIQ++v9y6gnNvtY=; b=OYOscgsCpGT3Yf7q+MkQp1fiVvJ8hO7RG5MbEOFVGJ7XURNyriEn5McgHBY7WZmFmmRTgrr+H mu59mtJW/SlA+medj1OeJSYrtfGu5ha3aV1mGEMgw+2pNEjBrCkQHfp X-Developer-Key: i=michael.riesch@wolfvision.net; a=ed25519; pk=cSJmgKSH3B6kdCIDCl+IYDW1Pw/Ybc6g9rmnUd/G7Ck= X-ClientProxiedBy: VI1PR04CA0133.eurprd04.prod.outlook.com (2603:10a6:803:f0::31) To DU0PR08MB9155.eurprd08.prod.outlook.com (2603:10a6:10:416::5) Precedence: bulk X-Mailing-List: linux-media@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR08MB9155:EE_|GV1PR08MB11001:EE_ X-MS-Office365-Filtering-Correlation-Id: ed8e5496-a15e-4102-2b8c-08dd5ccfcea0 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|7416014|52116014|1800799024|366016|921020|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?bf9kqGkpU81z6WD4FVqxaTzMAW1Pr7r?= =?utf-8?q?iL4TRieh2buea5oEuSix0RDiC8VMDM1pQPm6cMV3We34w9aL3VzsuMBYAL+fUIxQB?= =?utf-8?q?QszBvRMzZ1q/75Mjc32X/ZIFr5u3JFrh4Slbh87c/zB09wjD3Ycnnf2NhchlO9IN8?= =?utf-8?q?4+gvbe483qW/031ZlyZhPVPk6U4wcyzZyQtrjCoP37qYoocl38rQvoKZ4MTfLNYfh?= =?utf-8?q?kFi3a4uYjH3rU2bGl0K3ldXWwOzrcewSS9PrYNIIk8BdBH4UDMYFMOeh0M/GvkA73?= =?utf-8?q?KIrx6WKRDKSMKlxA2i6xoGexWf0irmklx5Wg0CCYzE9dLL3zV/oR6F1NzTcI105eD?= =?utf-8?q?NQ9VGRrjqqCAJFyyMieDhewfL8xBzTZAPWX2U2Jzg6eM+r4ieoYB0EvUOLF54iYmV?= =?utf-8?q?f+CMSB81iA0KR2O0Sy9Yzj+uY0QA5lQmuIgqrDW2pUrISejZ+bVwktTyJ0Ucm2dSx?= =?utf-8?q?XElLDMYCFWsbG5ZIcEpQi3iK4dIs/PmfKJknCHXF1VcX9lYA9IExEZtLecZqgTYa5?= =?utf-8?q?rRiv7pS7RxZjeLyvJVuWVpDGh19igE60kMeGbiotfRp7WJiYRr/3Nglv97Db4ZAI9?= =?utf-8?q?wfdL3gkg1yyckMcasz8r+esnZj+Wmzlw4jMYs2YZxLtkuhQC+IdaX/l9IgJsL5Kng?= =?utf-8?q?1HI2iHcxgu8Ml4vIWalK8wVB5kQ3s2Wt0gANlRMbye3onaqExbygFbKvhH0fjqgIy?= =?utf-8?q?V4aqEv7ddTImkR5BZ0h358k182bH5ZYqi22kEMqjQL2P5D3SEqSW8H2mBDJnaGE1V?= =?utf-8?q?CssxSwOKos1N7hhAegP4a5nAEeIsgtOwPnbM3muzgrMYdhU2sw5uiZf7ID9TtanA7?= =?utf-8?q?6OvY1HnRBiRYUKmrG3UShbiWIIW9jZAdWCbv3+Wwmt22m1LESMRi1aTvoMY3OD8sv?= =?utf-8?q?9YyC3WBEhJU8wP+K7xPSqqdpV4WwMGuoMCF0ajr6iWDQDX859YysIo5ewO4r+A2Ex?= =?utf-8?q?PtaE+sHlGehWQIZx6wH/Su1/U7rQPMTq3S98rN/U5uukvNuMCFupPdqewHCizJiNG?= =?utf-8?q?2lqVf8a7kRXe+hwdh9M6c9Xxw1Q4YgN0+nGmRYvPx5Fzj4LLowypClcGGS9gRwJqk?= =?utf-8?q?65VD8rIMFzUVhAiNDU1bNpWz0rIy1F5yhTErl0DuRCwMHcasuL+sSv8fKq1dHZoia?= =?utf-8?q?0iItqu1UlwB1eNpX4rCAdAgxnr/pP1E/2kjIdz3+7TKvLDZTzl+8w0W5u3qk5iArG?= =?utf-8?q?HYnqferNvzilCFtK5188wJAbuZQjLIS/XmAukBRoC6/wUtpcanBUWjGwtVpGVqqPw?= =?utf-8?q?hhOeAmB+WdcQagRdpvbjzkHpHwRZf1ApIY3fCDQ8i6xNp5MTraDPbfN3pIgnvH323?= =?utf-8?q?OCGTcGs01qhzOdswtpQt0SxrCs3gZIF+dw=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DU0PR08MB9155.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(376014)(7416014)(52116014)(1800799024)(366016)(921020)(38350700014); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?tYi/pSo58XU1K5QGPAc/f7rsj/nX?= =?utf-8?q?7H00acqQGN3DvEwaQ+p2qFjvCcg1c8/7VtQ1WWfZfKJ0H41egYlhh40VNWfNGnqkQ?= =?utf-8?q?wnPl8JTwpjVR1IM4ynqXuDzmmclwLQJHJEuNof4G+aia+NB+3E7e4ZMrSj+oWDS0b?= =?utf-8?q?Ro627+ztdR5JoZbDEW/bQKJQ2nZtqLZHSEIQPzqma7wafnKB/mO9Srpb1KF045Ks+?= =?utf-8?q?COmMK1+/Gj9s6XmBI7GkFKdmDqAYOAXlcHwBm23dQgYO+gnG6mi6IkOJaTswP+bCh?= =?utf-8?q?+IurEhxQO834SJXUkvfJH5eJ9mHzaT4N5S+ocX+TmugVnh0CDFXlR5fDiDSboUq+m?= =?utf-8?q?V4Wf7wmPj0nRmxKq3oSEmDmGRIH1O/lVKNBneZt1fuIWoBZGvtBEWPIyKm/uJG4+7?= =?utf-8?q?BIL4HqjQOvAWbxm68IqSzfa56h1Vg8txK4a8Qtl5mvhgrY/tgS2VDiUqch2WCGiDv?= =?utf-8?q?C9Ylh+X5ytjAVSAaHXiHW2Ns3pOo4V6mwBx8EGL7dUWSbadxw6wNlKMHT6wSQEv7x?= =?utf-8?q?bgMduRs64WlzWbztdyofZAbziCNiJxeFIh2dIK1Ssc+JRrnQW3+4rIU8nkYOr7X5V?= =?utf-8?q?E6Tw8+sZ+RabLsGL+UfSHCJ8d/0wEIYRM8oGrq3XNsCfqHAipUCo27oZRcKBp0HWe?= =?utf-8?q?8YEiW1CfmuQsNpXH0DUo0F73aMXfyfdM9+n9ACkyXcc56Nv4S4skFQHOrdAWROYVj?= =?utf-8?q?d0+d/jl8xe9QfVZpJUTuiPs9yOZeFVOVaa89aNBu1OA3mePfpjHLtpJFWeTYC5fJL?= =?utf-8?q?MvmjKnmXP8loA1s+k60NWhZrTpmKJcWlFmGt7N2ATl7SD6GjUDOgalTHaRhjPJdNz?= =?utf-8?q?A0Ifu2oRYfI+YyHln/RF4k00NQ4eI/2h7mg5+Sd24Ys7HaJLZDVnv/MqbVKoFxfG7?= =?utf-8?q?w0sev4Ftmn0VlRR7ZeQ5KLwN/rP33T6+1Qven8vBGJIkStVqWcfPsKyOOgHB3hM7L?= =?utf-8?q?XUKfc6Jt6UJRVTVcc8Y7OknLaXHFjKweBsMBGyBuAQOpUPbt5dKSW4O6q6XaRmW/4?= =?utf-8?q?trB2+13MLQE/rSGstVYPzFmLU0X6iMfDWSbZn7KcG8/9jvTmuBF5BE8T4o1DIpr54?= =?utf-8?q?HnvdFT/xtbTVfCCL8XuViOcqFiAk10V+t8sVixfAdtSUKI8pBvWwfsh4YuoGoLqNr?= =?utf-8?q?EuR7QO4LXLXUW5HIruP4tyL/eD6I7NuGA4OVt8Xo87eUHgL6/mrTHpomODLdeKnOx?= =?utf-8?q?tmbNszK/BA3DTWN9zAl5DN6jBFW2YaA449DZUOO6zGG6f51wn4/oTaGMPHCWRBa13?= =?utf-8?q?+GS0N3utPi7Emf0rvKw9OD4ekdmZaSAxNi/rQzV3urZube5A+1xn465o++CdE3Z6A?= =?utf-8?q?+Bpv5h3RzwA4LoV+Sq544ookWcgTmGtrLDTX3bOb//9KHVlQdg5LGw+5dcUm+KB3n?= =?utf-8?q?J+bscY9i+WZA+eDveH2L2ae4A/p5LDA22o2p398SlWzSQZvB5vBwiyQEEl5dLlrLa?= =?utf-8?q?04rjLSy8Xb1oiYewJ2KAGc2R1eHXCbDhAcZL2ml2Wr0IiW+Pi2B2iz15ZmhfsPVqJ?= =?utf-8?q?mBku02LNwzcNW1hhkzVD8xDYy1B2exOFrw=3D=3D?= X-OriginatorOrg: wolfvision.net X-MS-Exchange-CrossTenant-Network-Message-Id: ed8e5496-a15e-4102-2b8c-08dd5ccfcea0 X-MS-Exchange-CrossTenant-AuthSource: DU0PR08MB9155.eurprd08.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Mar 2025 16:56:15.2220 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: e94ec9da-9183-471e-83b3-51baa8eb804f X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: bD0u8J25e3EPPNgrJccvkYnPFrOgeRDNtySmi12PTPFqqPgj5gxm+/0l7+3WXVng24EciNle3VRTLBR8MIovB281M8A6sBDmWjtjhJEPQ+o= X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV1PR08MB11001 Add documentation for the Rockchip RK3568 MIPI CSI-2 Host unit. Signed-off-by: Michael Riesch --- .../bindings/media/rockchip,rk3568-mipi-csi.yaml | 114 +++++++++++++++++++++ MAINTAINERS | 1 + 2 files changed, 115 insertions(+) diff --git a/Documentation/devicetree/bindings/media/rockchip,rk3568-mipi-csi.yaml b/Documentation/devicetree/bindings/media/rockchip,rk3568-mipi-csi.yaml new file mode 100644 index 000000000000..900f5a32dab9 --- /dev/null +++ b/Documentation/devicetree/bindings/media/rockchip,rk3568-mipi-csi.yaml @@ -0,0 +1,114 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/rockchip,rk3568-mipi-csi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Rockchip RK3568 MIPI CSI-2 Host + +maintainers: + - Michael Riesch + +description: + The Rockchip RK3568 MIPI CSI-2 Host is a CSI-2 bridge with one input port + and one output port. It receives the data with the help of an external + MIPI PHY (C-PHY or D-PHY) and passes it to the Rockchip RK3568 Video Capture + (VICAP) block. + +properties: + compatible: + const: rockchip,rk3568-mipi-csi + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + phys: + maxItems: 1 + description: MIPI C-PHY or D-PHY. + + power-domains: + maxItems: 1 + + resets: + maxItems: 1 + + ports: + $ref: /schemas/graph.yaml#/properties/ports + + properties: + port@0: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: Input port node. Connect to e.g., a MIPI CSI-2 image sensor. + + properties: + endpoint: + $ref: video-interfaces.yaml# + unevaluatedProperties: false + + properties: + bus-type: + enum: [1, 4] + + required: + - bus-type + + port@1: + $ref: /schemas/graph.yaml#/properties/port + description: Internal port connected to a RK3568 VICAP port. + + required: + - port@0 + - port@1 + +required: + - compatible + - reg + - clocks + - phys + - phy-names + - ports + - power-domains + - resets + +additionalProperties: false + +examples: + - | + #include + #include + + parent { + #address-cells = <2>; + #size-cells = <2>; + + csi: csi@fdfb0000 { + compatible = "rockchip,rk3568-mipi-csi"; + reg = <0x0 0xfdfb0000 0x0 0x10000>; + clocks = <&cru PCLK_CSI2HOST1>; + phys = <&csi_dphy>; + power-domains = <&power RK3568_PD_VI>; + resets = <&cru SRST_P_CSI2HOST1>; + status = "disabled"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + csi_in: port@0 { + reg = <0>; + }; + + csi_out: port@1 { + reg = <1>; + + csi_output: endpoint { + remote-endpoint = <&vicap_mipi_input>; + }; + }; + }; + }; + }; diff --git a/MAINTAINERS b/MAINTAINERS index cd8fa1afe5eb..d83a7762dbe3 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -20407,6 +20407,7 @@ M: Michael Riesch L: linux-media@vger.kernel.org S: Maintained F: Documentation/devicetree/bindings/media/rockchip,px30-vip.yaml +F: Documentation/devicetree/bindings/media/rockchip,rk3568-mipi-csi.yaml F: Documentation/devicetree/bindings/media/rockchip,rk3568-vicap.yaml ROCKCHIP CRYPTO DRIVERS From patchwork Thu Mar 6 16:56:07 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Riesch X-Patchwork-Id: 871006 Received: from AS8PR03CU001.outbound.protection.outlook.com (mail-westeuropeazon11022121.outbound.protection.outlook.com [52.101.71.121]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EF0E125DB1D; Thu, 6 Mar 2025 16:56:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.71.121 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741280191; cv=fail; b=LpGCOu1Y6BOkM7A2ABVz3LyS0i+OdGdMKiSaQr7YAZlR26Z08Mj/o4aLsB6LQmbzcf+pKHSNTt605qtshGmrGGQ5SXds2K/o1jHdBY8HgSYv+gkdYFDx22Xl0cWPyRak7mCFdJRlUDl9VeWCxgHqCWcfCSQeU6kbwrb3W4CKYLk= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741280191; c=relaxed/simple; bh=oVfAJlYN41cP585X9vYiVHKQ/20Qved2iXZOz9E6u0Y=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=G3Lqpa6ohGz4t4ImAH7gjV5scw25wtU0T5+VLBMHm9UEkoyjKUSIvxX8CVUwpML0fncge2t/Wz9p8LeWSri8Z8XTFFltDe6L4tG7CDdXnGegaTZ+U2bV74skIfoueT3P0ll2f+gb9yUHdjBvb0W9TivkW180MwvVgG1bKgRRZ8w= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=wolfvision.net; spf=pass smtp.mailfrom=wolfvision.net; dkim=pass (1024-bit key) header.d=wolfvision.net header.i=@wolfvision.net header.b=DRsP9dAW; arc=fail smtp.client-ip=52.101.71.121 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=wolfvision.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=wolfvision.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=wolfvision.net header.i=@wolfvision.net header.b="DRsP9dAW" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=x7qTS5x9YZyS+y5Pv0poQsmJoksDupStm+qYqnsVwWyNkiIGKmUy+ibnOQUEtfKtQmSz+WdTkPLuhjAveMo8Wel1zmSImC3aCdQ/JzmFnXin3z35cR/ZkSEZ0ckVG4EJUvDE0DqTVaWb81isgSRkj9gP2c0cnK7mHUtIXvBKmDBfUtt1o8f5/Nt+MAcRW5dcepxn88WLu3shLJo+/PD9f2LUsoC4H2DI2SwtAHWPmIQ94zuG/2nO1LJzwB389ExildxQTjN78VMhyAmwJ9B76guczYmLMBXY3rK0hWmW0ea6qe9TBeyAZmhbpedowrJnshfyp2adSMwLRHwKqhG4OA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=1vI0qo/HsDvHOZgHd4CFjZl2tz/cnikjW0SqfZTuO90=; b=FCqF2zu9S9R4tVldhaQbeGWlqrivz+Pkse0fLYplutOYDHzypdZT06yl3RzD9II+QEm3rvQg0MpCGX4D/Cc56AHgE4n0XVnIhNzAiB7xkvNz4+MBMds/pui0t2eVSGCMQCIvknscZ5kHlkBpUHNgoeZttGTzF+dC90gpt7y8cIg8LtPlt5IbrBVolmW+XhNQhy9mQYL2SmWikDXNqD0ClrBx+QyZ+0Bs27E6i3cM2cq4M2tAhVDUNN8LFbaQqwb1EubJC3BxNtGzzi//RAImms4X4EMeQBVWZ4pqh7zz8uXWBVhO0Dzig7m9LIncH0b7huZO4LFfPWiYaH1U9kehmg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wolfvision.net; dmarc=pass action=none header.from=wolfvision.net; dkim=pass header.d=wolfvision.net; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=wolfvision.net; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=1vI0qo/HsDvHOZgHd4CFjZl2tz/cnikjW0SqfZTuO90=; b=DRsP9dAWj2mR3DX3eho9/nUDDn3XRBi7eEbXWQGcZECVFphFzVL7yQ2D3pvizzwSnAinEreTI437kE9dv47NcZVTKxStSPzYyLBzkBW7XTl2KEw8uwzcthFBD3SKYv5GfrPJRtY8roQZAwxGG/rBgy3e1Nd3EfcUjUb4PDpxznY= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=wolfvision.net; Received: from DU0PR08MB9155.eurprd08.prod.outlook.com (2603:10a6:10:416::5) by GV1PR08MB11001.eurprd08.prod.outlook.com (2603:10a6:150:1f2::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8511.16; Thu, 6 Mar 2025 16:56:18 +0000 Received: from DU0PR08MB9155.eurprd08.prod.outlook.com ([fe80::4e72:c5d4:488e:f16d]) by DU0PR08MB9155.eurprd08.prod.outlook.com ([fe80::4e72:c5d4:488e:f16d%5]) with mapi id 15.20.8511.017; Thu, 6 Mar 2025 16:56:18 +0000 From: Michael Riesch Date: Thu, 06 Mar 2025 17:56:07 +0100 Subject: [PATCH v5 06/11] media: rockchip: rkcif: add driver for mipi csi-2 host Message-Id: <20250306-v6-8-topic-rk3568-vicap-v5-6-f02152534f3c@wolfvision.net> References: <20250306-v6-8-topic-rk3568-vicap-v5-0-f02152534f3c@wolfvision.net> In-Reply-To: <20250306-v6-8-topic-rk3568-vicap-v5-0-f02152534f3c@wolfvision.net> To: Mehdi Djait , Maxime Chevallier , =?utf-8?q?Th=C3=A9o_Leb?= =?utf-8?q?run?= , Gerald Loacker , Thomas Petazzoni , Laurent Pinchart , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , Kever Yang , Nicolas Dufresne , Sebastian Fricke , Sebastian Reichel , Paul Kocialkowski , Alexander Shiyan , Val Packett , Rob Herring , Philipp Zabel , Sakari Ailus Cc: linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, Michael Riesch X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1741280167; l=20423; i=michael.riesch@wolfvision.net; s=20240405; h=from:subject:message-id; bh=oVfAJlYN41cP585X9vYiVHKQ/20Qved2iXZOz9E6u0Y=; b=0ggfzlwjaxe+72Zh0QUuI0hOJNaf52LQWj8sIKPKdcZ226vNMoBan3CAE6nHxDJRuBWkUV8Vf qoA5pzZCg2lAryVnepx5xnvPgmsVC25DmTyIwRdsFhPJYxodXGUQX5z X-Developer-Key: i=michael.riesch@wolfvision.net; a=ed25519; pk=cSJmgKSH3B6kdCIDCl+IYDW1Pw/Ybc6g9rmnUd/G7Ck= X-ClientProxiedBy: VI1PR04CA0133.eurprd04.prod.outlook.com (2603:10a6:803:f0::31) To DU0PR08MB9155.eurprd08.prod.outlook.com (2603:10a6:10:416::5) Precedence: bulk X-Mailing-List: linux-media@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR08MB9155:EE_|GV1PR08MB11001:EE_ X-MS-Office365-Filtering-Correlation-Id: 6fd7c742-40d8-4cd8-0063-08dd5ccfd091 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|7416014|52116014|1800799024|366016|921020|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?PkkWYW6KeMB2JuSj+oNhc2BmgKGW/ly?= =?utf-8?q?UAbo+gU/7zjxU6ieQJMA5jdHAguxkIaEi8A4ueWrhV/xEUvX4SQKgyNitV8LolDzr?= =?utf-8?q?VhNrp7NU1esb3v/SBp6aAHxUAkPcDvrmI706/2BOGa5HnIkO8rJxxKDo87shNgC3I?= =?utf-8?q?hmIn49BDMIHVUXWuI2PJZRDbXAoRS7VGi1PiogFd3o3UzLx14hzlKDNfw7Av06BLS?= =?utf-8?q?StNLt8p95vHzcaEDaBueUGt1enl+QKrmtA7YiKokNyRSjMv9VoHn12ne4KENAVQm6?= =?utf-8?q?QOpqzVWVT+laYE8qzWL0LvAAp2AhfGam5Yj9zS5vvy32ummpkVvaP5xoz4vJVYCB1?= =?utf-8?q?KXpeXg5EKL2i3D+69OXNDJny+TIeEiES5CwtAUTYHbmyarFuDiPTLxTMyTPGFdN5j?= =?utf-8?q?pLFY4dsqWqLcZYjZN1CJG/eclSJUQXRL+jEDPPPTlY65AYGbX4cv7WOG1hF61eVeu?= =?utf-8?q?SxifBg+TAPv7n784BVV/3RtsDqv7lZmeKuyp6JgDhNWBwjrDd2D/TxGmFAqdYKvxh?= =?utf-8?q?xXOgOdXfcdEiFmMHyqFR5C1Gt36zhz7+I5XKuqn93Vkq1qqQ2oz37GUDjuXgz222v?= =?utf-8?q?nH7KsJvmYi2hYAZQ7DokeLuzVsOL8MPB5kV9ina8vQfREIfDengN6X+bH+3sY5fz1?= =?utf-8?q?kIc6/lnd1rrkP+suH1P4XpMBClQ5AD/gSgLbUdxK50QmqgzdRmRWeJZMLIw+aeBrS?= =?utf-8?q?ciDv6LE+33FcmCUBaaMaS9qJdCEdVfDO/39uvkVTecD9Is4inkL1CmHmilZ88j7ve?= =?utf-8?q?/c4Z5RfHgQglAN9k1TSlP9my2ylJPGHfpNw8mjmeOOKa0Cb8nXUFcMGsnhZi02PWk?= =?utf-8?q?GXU/u8I694hSDsky6w+dZnbQB40ZKryVK65A8zRas/+DyscwSAcwtcTpdlfiuHGsp?= =?utf-8?q?ukZReKXg5//ShW9pXe/7KZ8hnxyYBszr7SXQw7IxwoFgn+XTAsakWDoEiFVfcrbPN?= =?utf-8?q?XP9KAMkGbyD8oz9jWsDJtc3hJBTI/i5By+tWipouqKd+D9+ywDDf+l5cRYZ7usgM2?= =?utf-8?q?KfruXhQefUFOF2qOzwkggFm2O++zCF/uzk7R068PeWOfx1x8KkzGQPmOZkl7QY30I?= =?utf-8?q?/pP+0ijrpl72js9gVKWsQlOQXOcc+cXgR/iVDzjNV25vQZwbFdft7u+U8nTL6i8mg?= =?utf-8?q?9CSUPAA9bRN3JFt2oF7Pfk2OZm6bcXv7hs7g0qG4/tCaHvpHok5iIpHSbvhOYBqSt?= =?utf-8?q?pUve4BbP8HEUOiS/ZVi90KhKvnP9Ner0tkfATiyrQe+02KCBfilCvezUN+o/xsuyz?= =?utf-8?q?QHM6NU+jygn+3w4ek3M5mZj7UQdBjCaxYCyreSpTjmeF3mk5y1XrMcU2UGul/ePa0?= =?utf-8?q?fVOSoDylF0D9BNZyGbJ2e0GwEbN6WscjOpoFrQfItlOIbJ6SQrr+iF1ntxscigORV?= =?utf-8?q?1jYXD/OQoB77kl3kN6IPzkIgBUssAxc+A=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DU0PR08MB9155.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(376014)(7416014)(52116014)(1800799024)(366016)(921020)(38350700014); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?625/LQGNqSWuyl+CgvDlW+ECIxlh?= =?utf-8?q?pfQk8jtVTO5lUV1iQBeYoLlrcut97s2G9rL1OPLalJRZ7fKXdC/yGXa2gT6bII9XS?= =?utf-8?q?EeRIFHX71SyE52cdxTGWiDKGfMrb4QlaXHa8QTa5ncNQ0iPxIkM+x1JIHs4EuBY1k?= =?utf-8?q?1DuNGsSteHAYtpiB6RNx4wo10Nf2DySvCWtH1XCeuyaH0azYeXPNwmcVGuOYmvLEf?= =?utf-8?q?+HDDo8oRPk13f3VYBs/VVe1gfneqgc2jwpJ/4Q62ZMyVlde+lb6PwaWXc+Zyppkbe?= =?utf-8?q?S9I8eimRCMhJSgvA+QuBMJjp0/6LdXfm7o/BZ+mNepvfL1ZbnGCeU6bcq7QUgBfQB?= =?utf-8?q?XuhL93blzhYnqcdgWrGWdVRpOc6mIKUnBPjMHLQNrocPEgu0id07cvW6s6tDQe08G?= =?utf-8?q?31VTM8sRSnFRX5ill1sV9krc+NUcLBEdyVqlxItFns0V79+sOFBQkDkHFNM+O5jxU?= =?utf-8?q?P4oUWhiR56G+VkGDAIImU+cOePxuY9pdEDjtQdbVzcJNTaAjOuiMg1PG7Q61/Sn+o?= =?utf-8?q?K3hmB7RzLsxY19WwCQiPlhcIpeX2hc7rHu/S+Xo5gorfHiHTC5BaYD8lB8H0n4djY?= =?utf-8?q?OCoBtYIGHG3xABjWtyNlCchYDg5X1k7YfhfBtL2chGm3HRa7IPtHccSuWFzogJ5n6?= =?utf-8?q?6/DcbkmjWJb/AA8RS45Wlo5z1/pXJdoIwbrjWltCB9HQVWjcgamO9QQE+mFI7XSko?= =?utf-8?q?dxzqui3dzVZqe+7VLaEnKwJIR4y+GLtx/sUyENLCiijaT/KK58iFT4TUqW8UvxXAQ?= =?utf-8?q?j/L6otNJutS2VWsXwk1GSbC11f5NbR8/5KbzJR/fK+TDZIS1+wNsUeqRT6hoQNh3Q?= =?utf-8?q?G+nEBUUUz+v1r2xQX5zTbMJievE4gHSvk8VMkM1gtbzBSDLrYfwHHdZ/wdcJF+g6I?= =?utf-8?q?8sLkt+fbnjQmOIgmzMRsQx4WlZCL1L8FEEIaDEqlvjdG+tdE/X/wGQErp/s2YdZQ1?= =?utf-8?q?Nzp/KgsJYOYUXFJ5kH/SDKyS9DAuva2G3hsDPIntrjrBReSA/tAoPQfzgDJQ0/RJj?= =?utf-8?q?gD9eji8PVJh/vcnjG7pnrYA+0p1w/ILsu9mwqIUAnAbEqK9we/GNyphZY603GO4v1?= =?utf-8?q?ku5tKt6FwEwxKxKvNK36Fp01K/+/nWUbNBYMXAy7nIDfw8kw8cprajhXLHu1pg4KE?= =?utf-8?q?g0Kf1Px1v8xi9BMTjmOXXHSvZ08svfWciOGFMTfWauajuIuB+whp6wPf/xUath0RG?= =?utf-8?q?OB0Dc5RsipBooevR8LBvG8KHQJ0zR7ZNESxURhXyZKAczRPqs/7nM0prLTYGBCSje?= =?utf-8?q?egKVtqKFrpsCBKLHIrnD7R+iSgzg5HeRRtmj8Df2XnvsjhAUHBhkH/VX6qvqBL86v?= =?utf-8?q?JLZw8BbF8UEoAWnX+9foBUcOz0V870M8IR4MpyyAprGzSpn035SpoSDjyBZCxmIk9?= =?utf-8?q?zpfXNVSuKcjgUrGbugZPtF3yVSE7BIc/4sBMFKTerru2S//tb1dCcINnzT+KM3gyJ?= =?utf-8?q?xcBYxXz5ii3KFV3hCwsfJYNGDSysC3nZX9NJANzYlQjzFdpE0klVDWrENqqPLhwGx?= =?utf-8?q?g+/wFnhr7puPK6uIrraaNhUzCfWr0Hnpmw=3D=3D?= X-OriginatorOrg: wolfvision.net X-MS-Exchange-CrossTenant-Network-Message-Id: 6fd7c742-40d8-4cd8-0063-08dd5ccfd091 X-MS-Exchange-CrossTenant-AuthSource: DU0PR08MB9155.eurprd08.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Mar 2025 16:56:18.5141 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: e94ec9da-9183-471e-83b3-51baa8eb804f X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: mtCKKXN19Ep4MT9YzdO0Xru+IR2lAuWszQTTzI7jE6q6FhZnbmjjsVc8nIl3HBnEKac2J6eH9dF4brRKBrrq6kB2YBjJ953wtdnR+0/YSHs= X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV1PR08MB11001 The Rockchip RK3568 MIPI CSI-2 Host is a CSI-2 bridge with one input port and one output port. It receives the data with the help of an external MIPI PHY (C-PHY or D-PHY) and passes it to the Rockchip RK3568 Video Capture (VICAP) block. Add a V4L2 subdevice driver for this unit. Signed-off-by: Michael Riesch --- drivers/media/platform/rockchip/rkcif/Makefile | 3 + .../platform/rockchip/rkcif/rkcif-mipi-csi-host.c | 731 +++++++++++++++++++++ 2 files changed, 734 insertions(+) diff --git a/drivers/media/platform/rockchip/rkcif/Makefile b/drivers/media/platform/rockchip/rkcif/Makefile index 818424972c7b..f3a91912c373 100644 --- a/drivers/media/platform/rockchip/rkcif/Makefile +++ b/drivers/media/platform/rockchip/rkcif/Makefile @@ -5,3 +5,6 @@ rockchip-cif-objs += rkcif-dev.o \ rkcif-capture-mipi.o \ rkcif-interface.o \ rkcif-stream.o + +obj-$(CONFIG_VIDEO_ROCKCHIP_CIF) += rockchip-mipi-csi.o +rockchip-mipi-csi-objs += rkcif-mipi-csi-host.o diff --git a/drivers/media/platform/rockchip/rkcif/rkcif-mipi-csi-host.c b/drivers/media/platform/rockchip/rkcif/rkcif-mipi-csi-host.c new file mode 100644 index 000000000000..58eb4b102d48 --- /dev/null +++ b/drivers/media/platform/rockchip/rkcif/rkcif-mipi-csi-host.c @@ -0,0 +1,731 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Rockchip MIPI CSI-2 Host Driver + * + * Copyright (C) 2019 Rockchip Electronics Co., Ltd. + * Copyright (C) 2025 Michael Riesch + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include +#include +#include +#include + +#define CSI2HOST_N_LANES 0x04 +#define CSI2HOST_CSI2_RESETN 0x10 +#define CSI2HOST_PHY_STATE 0x14 +#define CSI2HOST_ERR1 0x20 +#define CSI2HOST_ERR2 0x24 +#define CSI2HOST_MSK1 0x28 +#define CSI2HOST_MSK2 0x2c +#define CSI2HOST_CONTROL 0x40 + +#define SW_CPHY_EN(x) ((x) << 0) +#define SW_DSI_EN(x) ((x) << 4) +#define SW_DATATYPE_FS(x) ((x) << 8) +#define SW_DATATYPE_FE(x) ((x) << 14) +#define SW_DATATYPE_LS(x) ((x) << 20) +#define SW_DATATYPE_LE(x) ((x) << 26) + +#define RKCIF_CSI_CLKS_MAX 1 + +enum { + RKCIF_CSI_PAD_SINK, + RKCIF_CSI_PAD_SRC, + RKCIF_CSI_PAD_MAX, +}; + +struct rkcif_csi_format { + u32 code; + u8 depth; + u8 csi_dt; +}; + +struct rkcif_csi_device { + struct device *dev; + + void __iomem *base_addr; + struct clk_bulk_data *clks; + unsigned int clks_num; + struct phy *phy; + struct reset_control *reset; + + const struct rkcif_csi_format *formats; + unsigned int formats_num; + + struct media_pad pads[RKCIF_CSI_PAD_MAX]; + struct v4l2_async_notifier notifier; + struct v4l2_fwnode_endpoint vep; + struct v4l2_subdev sd; + + struct v4l2_subdev *source_sd; + u32 source_pad; +}; + +const struct v4l2_mbus_framefmt default_format = { + .width = 3840, + .height = 2160, + .code = MEDIA_BUS_FMT_SRGGB10_1X10, + .field = V4L2_FIELD_NONE, + .colorspace = V4L2_COLORSPACE_RAW, + .ycbcr_enc = V4L2_YCBCR_ENC_601, + .quantization = V4L2_QUANTIZATION_FULL_RANGE, + .xfer_func = V4L2_XFER_FUNC_NONE, +}; + +static const struct rkcif_csi_format formats[] = { + /* YUV formats */ + { + .code = MEDIA_BUS_FMT_YUYV8_1X16, + .depth = 16, + .csi_dt = MIPI_CSI2_DT_YUV422_8B, + }, + { + .code = MEDIA_BUS_FMT_UYVY8_1X16, + .depth = 16, + .csi_dt = MIPI_CSI2_DT_YUV422_8B, + }, + { + .code = MEDIA_BUS_FMT_YVYU8_1X16, + .depth = 16, + .csi_dt = MIPI_CSI2_DT_YUV422_8B, + }, + { + .code = MEDIA_BUS_FMT_VYUY8_1X16, + .depth = 16, + .csi_dt = MIPI_CSI2_DT_YUV422_8B, + }, + /* RGB formats */ + { + .code = MEDIA_BUS_FMT_RGB888_1X24, + .depth = 24, + .csi_dt = MIPI_CSI2_DT_RGB888, + }, + { + .code = MEDIA_BUS_FMT_BGR888_1X24, + .depth = 24, + .csi_dt = MIPI_CSI2_DT_RGB888, + }, + /* Bayer formats */ + { + .code = MEDIA_BUS_FMT_SBGGR8_1X8, + .depth = 8, + .csi_dt = MIPI_CSI2_DT_RAW8, + }, + { + .code = MEDIA_BUS_FMT_SGBRG8_1X8, + .depth = 8, + .csi_dt = MIPI_CSI2_DT_RAW8, + }, + { + .code = MEDIA_BUS_FMT_SGRBG8_1X8, + .depth = 8, + .csi_dt = MIPI_CSI2_DT_RAW8, + }, + { + .code = MEDIA_BUS_FMT_SRGGB8_1X8, + .depth = 8, + .csi_dt = MIPI_CSI2_DT_RAW8, + }, + { + .code = MEDIA_BUS_FMT_SBGGR10_1X10, + .depth = 10, + .csi_dt = MIPI_CSI2_DT_RAW10, + }, + { + .code = MEDIA_BUS_FMT_SGBRG10_1X10, + .depth = 10, + .csi_dt = MIPI_CSI2_DT_RAW10, + }, + { + .code = MEDIA_BUS_FMT_SGRBG10_1X10, + .depth = 10, + .csi_dt = MIPI_CSI2_DT_RAW10, + }, + { + .code = MEDIA_BUS_FMT_SRGGB10_1X10, + .depth = 10, + .csi_dt = MIPI_CSI2_DT_RAW10, + }, + { + .code = MEDIA_BUS_FMT_SBGGR12_1X12, + .depth = 12, + .csi_dt = MIPI_CSI2_DT_RAW12, + }, + { + .code = MEDIA_BUS_FMT_SGBRG12_1X12, + .depth = 12, + .csi_dt = MIPI_CSI2_DT_RAW12, + }, + { + .code = MEDIA_BUS_FMT_SGRBG12_1X12, + .depth = 12, + .csi_dt = MIPI_CSI2_DT_RAW12, + }, + { + .code = MEDIA_BUS_FMT_SRGGB12_1X12, + .depth = 12, + .csi_dt = MIPI_CSI2_DT_RAW12, + }, +}; + +static inline struct rkcif_csi_device *to_rkcif_csi(struct v4l2_subdev *sd) +{ + return container_of(sd, struct rkcif_csi_device, sd); +} + +static inline __maybe_unused void +rkcif_csi_write(struct rkcif_csi_device *csi_dev, unsigned int addr, u32 val) +{ + writel(val, csi_dev->base_addr + addr); +} + +static inline __maybe_unused u32 +rkcif_csi_read(struct rkcif_csi_device *csi_dev, unsigned int addr) +{ + return readl(csi_dev->base_addr + addr); +} + +static const struct rkcif_csi_format * +rkcif_csi_find_format(struct rkcif_csi_device *csi_dev, u32 mbus_code) +{ + const struct rkcif_csi_format *format; + + WARN_ON(csi_dev->formats_num == 0); + + for (int i = 0; i < csi_dev->formats_num; i++) { + format = &csi_dev->formats[i]; + if (format->code == mbus_code) + return format; + } + + return NULL; +} + +static int rkcif_csi_start(struct rkcif_csi_device *csi_dev) +{ + enum v4l2_mbus_type bus_type = csi_dev->vep.bus_type; + union phy_configure_opts opts; + s64 link_freq; + u32 lanes = csi_dev->vep.bus.mipi_csi2.num_data_lanes; + u32 control = 0; + + if (lanes < 1 || lanes > 4) + return -EINVAL; + + /* set mult and div to 0, thus completely rely on V4L2_CID_LINK_FREQ */ + link_freq = v4l2_get_link_freq(csi_dev->source_sd->ctrl_handler, 0, 0); + if (link_freq <= 0) + return -EINVAL; + + if (bus_type == V4L2_MBUS_CSI2_DPHY) { + struct phy_configure_opts_mipi_dphy *cfg = &opts.mipi_dphy; + + phy_mipi_dphy_get_default_config_for_hsclk(link_freq * 2, lanes, + cfg); + phy_set_mode(csi_dev->phy, PHY_MODE_MIPI_DPHY); + phy_configure(csi_dev->phy, &opts); + + control |= SW_CPHY_EN(0); + + } else if (bus_type == V4L2_MBUS_CSI2_CPHY) { + control |= SW_CPHY_EN(1); + + /* TODO: implement CPHY configuration */ + } else { + return -EINVAL; + } + + control |= SW_DATATYPE_FS(0x00) | SW_DATATYPE_FE(0x01) | + SW_DATATYPE_LS(0x02) | SW_DATATYPE_LE(0x03); + + rkcif_csi_write(csi_dev, CSI2HOST_N_LANES, lanes - 1); + rkcif_csi_write(csi_dev, CSI2HOST_CONTROL, control); + rkcif_csi_write(csi_dev, CSI2HOST_CSI2_RESETN, 1); + + phy_power_on(csi_dev->phy); + + return 0; +} + +static void rkcif_csi_stop(struct rkcif_csi_device *csi_dev) +{ + phy_power_off(csi_dev->phy); + + rkcif_csi_write(csi_dev, CSI2HOST_CSI2_RESETN, 0); + rkcif_csi_write(csi_dev, CSI2HOST_MSK1, ~0); + rkcif_csi_write(csi_dev, CSI2HOST_MSK2, ~0); +} + +static const struct media_entity_operations rkcif_csi_media_ops = { + .link_validate = v4l2_subdev_link_validate, +}; + +static int rkcif_csi_enum_mbus_code(struct v4l2_subdev *sd, + struct v4l2_subdev_state *sd_state, + struct v4l2_subdev_mbus_code_enum *code) +{ + struct rkcif_csi_device *csi_dev = to_rkcif_csi(sd); + + if (code->pad == RKCIF_CSI_PAD_SRC) { + const struct v4l2_mbus_framefmt *sink_fmt; + + if (code->index) + return -EINVAL; + + sink_fmt = v4l2_subdev_state_get_format(sd_state, + RKCIF_CSI_PAD_SINK); + code->code = sink_fmt->code; + + return 0; + } else if (code->pad == RKCIF_CSI_PAD_SINK) { + if (code->index > csi_dev->formats_num) + return -EINVAL; + + code->code = csi_dev->formats[code->index].code; + return 0; + } + + return -EINVAL; +} + +static int rkcif_csi_set_fmt(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, + struct v4l2_subdev_format *format) +{ + struct rkcif_csi_device *csi_dev = to_rkcif_csi(sd); + const struct rkcif_csi_format *fmt; + struct v4l2_mbus_framefmt *sink, *src; + + /* the format on the source pad always matches the sink pad */ + if (format->pad == RKCIF_CSI_PAD_SRC) + return v4l2_subdev_get_fmt(sd, state, format); + + sink = v4l2_subdev_state_get_format(state, format->pad, format->stream); + if (!sink) + return -EINVAL; + + fmt = rkcif_csi_find_format(csi_dev, format->format.code); + if (fmt) + *sink = format->format; + else + *sink = default_format; + + /* propagate the format to the source pad */ + src = v4l2_subdev_state_get_opposite_stream_format(state, format->pad, + format->stream); + if (!src) + return -EINVAL; + + *src = *sink; + + return 0; +} + +static int rkcif_csi_set_routing(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, + enum v4l2_subdev_format_whence which, + struct v4l2_subdev_krouting *routing) +{ + int ret; + + ret = v4l2_subdev_routing_validate(sd, routing, + V4L2_SUBDEV_ROUTING_ONLY_1_TO_1); + if (ret) + return ret; + + ret = v4l2_subdev_set_routing_with_fmt(sd, state, routing, + &default_format); + if (ret) + return ret; + + return 0; +} + +static int rkcif_csi_enable_streams(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, u32 pad, + u64 streams_mask) +{ + struct rkcif_csi_device *csi_dev = to_rkcif_csi(sd); + struct v4l2_subdev *remote_sd; + struct media_pad *sink_pad, *remote_pad; + struct device *dev = csi_dev->dev; + u64 mask; + int ret; + + sink_pad = &sd->entity.pads[RKCIF_CSI_PAD_SINK]; + remote_pad = media_pad_remote_pad_first(sink_pad); + remote_sd = media_entity_to_v4l2_subdev(remote_pad->entity); + + mask = v4l2_subdev_state_xlate_streams(state, RKCIF_CSI_PAD_SINK, + RKCIF_CSI_PAD_SRC, + &streams_mask); + + ret = pm_runtime_resume_and_get(dev); + if (ret) + goto err; + + ret = rkcif_csi_start(csi_dev); + if (ret) { + dev_err(dev, "failed to enable CSI hardware\n"); + goto err_pm_runtime_put; + } + + ret = v4l2_subdev_enable_streams(remote_sd, remote_pad->index, mask); + if (ret) + goto err_csi_stop; + + return 0; + +err_csi_stop: + rkcif_csi_stop(csi_dev); +err_pm_runtime_put: + pm_runtime_put_sync(dev); +err: + return ret; +} + +static int rkcif_csi_disable_streams(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, u32 pad, + u64 streams_mask) +{ + struct rkcif_csi_device *csi_dev = to_rkcif_csi(sd); + struct v4l2_subdev *remote_sd; + struct media_pad *sink_pad, *remote_pad; + struct device *dev = csi_dev->dev; + u64 mask; + int ret; + + sink_pad = &sd->entity.pads[RKCIF_CSI_PAD_SINK]; + remote_pad = media_pad_remote_pad_first(sink_pad); + remote_sd = media_entity_to_v4l2_subdev(remote_pad->entity); + + mask = v4l2_subdev_state_xlate_streams(state, RKCIF_CSI_PAD_SINK, + RKCIF_CSI_PAD_SRC, + &streams_mask); + + ret = v4l2_subdev_disable_streams(remote_sd, remote_pad->index, mask); + + rkcif_csi_stop(csi_dev); + + pm_runtime_mark_last_busy(dev); + pm_runtime_put_autosuspend(dev); + + return ret; +} + +static const struct v4l2_subdev_pad_ops rkcif_csi_pad_ops = { + .enum_mbus_code = rkcif_csi_enum_mbus_code, + .get_fmt = v4l2_subdev_get_fmt, + .set_fmt = rkcif_csi_set_fmt, + .set_routing = rkcif_csi_set_routing, + .enable_streams = rkcif_csi_enable_streams, + .disable_streams = rkcif_csi_disable_streams, +}; + +static const struct v4l2_subdev_ops rkcif_csi_ops = { + .pad = &rkcif_csi_pad_ops, +}; + +static int rkcif_csi_init_state(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state) +{ + struct v4l2_subdev_route routes[] = { + { + .sink_pad = RKCIF_CSI_PAD_SINK, + .sink_stream = 0, + .source_pad = RKCIF_CSI_PAD_SRC, + .source_stream = 0, + .flags = V4L2_SUBDEV_ROUTE_FL_ACTIVE, + }, + }; + struct v4l2_subdev_krouting routing = { + .len_routes = ARRAY_SIZE(routes), + .num_routes = ARRAY_SIZE(routes), + .routes = routes, + }; + int ret; + + ret = v4l2_subdev_set_routing_with_fmt(sd, state, &routing, + &default_format); + + return ret; +} + +static const struct v4l2_subdev_internal_ops rkcif_csi_internal_ops = { + .init_state = rkcif_csi_init_state, +}; + +static int rkcif_csi_notifier_bound(struct v4l2_async_notifier *notifier, + struct v4l2_subdev *sd, + struct v4l2_async_connection *asd) +{ + struct rkcif_csi_device *csi_dev = + container_of(notifier, struct rkcif_csi_device, notifier); + int source_pad; + + source_pad = media_entity_get_fwnode_pad(&sd->entity, sd->fwnode, + MEDIA_PAD_FL_SOURCE); + if (source_pad < 0) { + dev_err(csi_dev->dev, "failed to find source pad for %s\n", + sd->name); + return source_pad; + } + + csi_dev->source_sd = sd; + csi_dev->source_pad = source_pad; + + return media_create_pad_link(&sd->entity, source_pad, + &csi_dev->sd.entity, RKCIF_CSI_PAD_SINK, + MEDIA_LNK_FL_ENABLED); +} + +static const struct v4l2_async_notifier_operations rkcif_csi_notifier_ops = { + .bound = rkcif_csi_notifier_bound, +}; + +static int rkcif_register_notifier(struct rkcif_csi_device *csi_dev) +{ + struct v4l2_async_connection *asd; + struct v4l2_async_notifier *ntf = &csi_dev->notifier; + struct v4l2_fwnode_endpoint *vep = &csi_dev->vep; + struct v4l2_subdev *sd = &csi_dev->sd; + struct device *dev = csi_dev->dev; + struct fwnode_handle *ep; + int ret; + + ep = fwnode_graph_get_endpoint_by_id(dev_fwnode(dev), 0, 0, 0); + if (!ep) + return dev_err_probe(dev, -ENODEV, "failed to get endpoint\n"); + + vep->bus_type = V4L2_MBUS_UNKNOWN; + ret = v4l2_fwnode_endpoint_parse(ep, vep); + if (ret) { + ret = dev_err_probe(dev, ret, "failed to parse endpoint\n"); + goto out; + } + + if (vep->bus_type != V4L2_MBUS_CSI2_DPHY && + vep->bus_type != V4L2_MBUS_CSI2_CPHY) { + ret = dev_err_probe(dev, -EINVAL, + "invalid bus type of endpoint\n"); + goto out; + } + + v4l2_async_subdev_nf_init(ntf, sd); + ntf->ops = &rkcif_csi_notifier_ops; + + asd = v4l2_async_nf_add_fwnode_remote(ntf, ep, + struct v4l2_async_connection); + if (IS_ERR(asd)) { + ret = PTR_ERR(asd); + goto out; + } + + ret = v4l2_async_nf_register(ntf); + if (ret) { + ret = dev_err_probe(dev, ret, "failed to register notifier\n"); + v4l2_async_nf_cleanup(ntf); + goto out; + } + + ret = 0; + +out: + fwnode_handle_put(ep); + return ret; +} + +static int rkcif_csi_register(struct rkcif_csi_device *csi_dev) +{ + struct media_pad *pads = csi_dev->pads; + struct v4l2_subdev *sd = &csi_dev->sd; + int ret; + + ret = rkcif_register_notifier(csi_dev); + if (ret) + goto err; + + v4l2_subdev_init(sd, &rkcif_csi_ops); + sd->dev = csi_dev->dev; + sd->entity.ops = &rkcif_csi_media_ops; + sd->entity.function = MEDIA_ENT_F_VID_IF_BRIDGE; + sd->flags |= V4L2_SUBDEV_FL_HAS_DEVNODE | V4L2_SUBDEV_FL_STREAMS; + sd->internal_ops = &rkcif_csi_internal_ops; + sd->owner = THIS_MODULE; + snprintf(sd->name, sizeof(sd->name), "rockchip-mipi-csi %s", + dev_name(csi_dev->dev)); + + pads[RKCIF_CSI_PAD_SINK].flags = MEDIA_PAD_FL_SINK | + MEDIA_PAD_FL_MUST_CONNECT; + pads[RKCIF_CSI_PAD_SRC].flags = MEDIA_PAD_FL_SOURCE | + MEDIA_PAD_FL_MUST_CONNECT; + ret = media_entity_pads_init(&sd->entity, RKCIF_CSI_PAD_MAX, pads); + if (ret) + goto err_notifier_unregister; + + ret = v4l2_subdev_init_finalize(sd); + if (ret) + goto err_entity_cleanup; + + ret = v4l2_async_register_subdev(sd); + if (ret) { + dev_err(sd->dev, "failed to register CSI subdev\n"); + goto err_subdev_cleanup; + } + + return 0; + +err_subdev_cleanup: + v4l2_subdev_cleanup(sd); +err_entity_cleanup: + media_entity_cleanup(&sd->entity); +err_notifier_unregister: + v4l2_async_nf_unregister(&csi_dev->notifier); + v4l2_async_nf_cleanup(&csi_dev->notifier); +err: + return ret; +} + +static void rkcif_csi_unregister(struct rkcif_csi_device *csi_dev) +{ + struct v4l2_subdev *sd = &csi_dev->sd; + + v4l2_async_unregister_subdev(sd); + v4l2_subdev_cleanup(sd); + media_entity_cleanup(&sd->entity); + v4l2_async_nf_unregister(&csi_dev->notifier); + v4l2_async_nf_cleanup(&csi_dev->notifier); +} + +static const struct of_device_id rkcif_csi_of_match[] = { + { + .compatible = "rockchip,rk3568-mipi-csi", + }, + {} +}; +MODULE_DEVICE_TABLE(of, rkcif_csi_of_match); + +static int rkcif_csi_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct rkcif_csi_device *csi_dev; + int ret; + + csi_dev = devm_kzalloc(dev, sizeof(*csi_dev), GFP_KERNEL); + if (!csi_dev) + return -ENOMEM; + csi_dev->dev = dev; + dev_set_drvdata(dev, csi_dev); + + csi_dev->base_addr = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(csi_dev->base_addr)) + return PTR_ERR(csi_dev->base_addr); + + ret = devm_clk_bulk_get_all(dev, &csi_dev->clks); + if (ret != RKCIF_CSI_CLKS_MAX) + return dev_err_probe(dev, ret, "failed to get clocks\n"); + csi_dev->clks_num = ret; + + csi_dev->phy = devm_phy_get(dev, NULL); + if (IS_ERR(csi_dev->phy)) + return dev_err_probe(dev, PTR_ERR(csi_dev->phy), + "failed to get MIPI CSI PHY\n"); + + csi_dev->reset = devm_reset_control_array_get_exclusive(dev); + if (IS_ERR(csi_dev->reset)) + return dev_err_probe(dev, PTR_ERR(csi_dev->reset), + "failed to get reset\n"); + + csi_dev->formats = formats; + csi_dev->formats_num = ARRAY_SIZE(formats); + + pm_runtime_enable(dev); + + ret = phy_init(csi_dev->phy); + if (ret) { + ret = dev_err_probe(dev, ret, + "failed to initialize MIPI CSI PHY\n"); + goto err_pm_runtime_disable; + } + + ret = rkcif_csi_register(csi_dev); + if (ret) + goto err_phy_exit; + + return 0; + +err_phy_exit: + phy_exit(csi_dev->phy); +err_pm_runtime_disable: + pm_runtime_disable(dev); + return ret; +} + +static void rkcif_csi_remove(struct platform_device *pdev) +{ + struct rkcif_csi_device *csi_dev = platform_get_drvdata(pdev); + struct device *dev = &pdev->dev; + + rkcif_csi_unregister(csi_dev); + phy_exit(csi_dev->phy); + pm_runtime_disable(dev); +} + +static int rkcif_csi_runtime_suspend(struct device *dev) +{ + struct rkcif_csi_device *csi_dev = dev_get_drvdata(dev); + + clk_bulk_disable_unprepare(csi_dev->clks_num, csi_dev->clks); + + return 0; +} + +static int rkcif_csi_runtime_resume(struct device *dev) +{ + struct rkcif_csi_device *csi_dev = dev_get_drvdata(dev); + int ret; + + reset_control_assert(csi_dev->reset); + udelay(5); + reset_control_deassert(csi_dev->reset); + + ret = clk_bulk_prepare_enable(csi_dev->clks_num, csi_dev->clks); + if (ret) { + dev_err(dev, "failed to enable clocks\n"); + return ret; + } + + return 0; +} + +static const struct dev_pm_ops rkcif_csi_pm_ops = { + .runtime_suspend = rkcif_csi_runtime_suspend, + .runtime_resume = rkcif_csi_runtime_resume, +}; + +static struct platform_driver rkcif_csi_drv = { + .driver = { + .name = "rockchip-mipi-csi", + .of_match_table = rkcif_csi_of_match, + .pm = &rkcif_csi_pm_ops, + }, + .probe = rkcif_csi_probe, + .remove = rkcif_csi_remove, +}; +module_platform_driver(rkcif_csi_drv); + +MODULE_DESCRIPTION("Rockchip MIPI CSI-2 Host platform driver"); +MODULE_LICENSE("GPL"); From patchwork Thu Mar 6 16:56:08 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Riesch X-Patchwork-Id: 871005 Received: from DUZPR83CU001.outbound.protection.outlook.com (mail-northeuropeazon11023113.outbound.protection.outlook.com [52.101.67.113]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0920E26AA93; Thu, 6 Mar 2025 16:56:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.67.113 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741280194; cv=fail; b=H1YERCTq2zjBaKzS1ew9u57sXNDUBCOyK7IGbKpERU5A6wifBP4XtVl1Wce3z4JfG58IDts0d+9WHQ1UtZ3NF1IkHb45QswNLxMr/2+9y7Q+mea16tGwsiKJkkCkfHv2gHkUxDY/n0vVj8liQYcsQp13NZQ3IHja4wpDzT9uIyE= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741280194; c=relaxed/simple; bh=O6C5i9vmAK+MSXSwiwsvwi0MA2QtOMo2691qtgVSKjM=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=RrQFVa8AS76wdONDLi3wWNN49bF7Iy7KLMoap69n8A/bihHiV3zJwceTbLFl8MyOqO90Qb5UeBDI9vXMMjejyVSg/8FDjtk8jFRDE4Swef/PxWUfsnUdsKKJX67Zr0xa8mYh8B4IMnpNfwB6hdtWvYf4/DUSnVJefl33ckKXnP8= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=wolfvision.net; spf=pass smtp.mailfrom=wolfvision.net; dkim=pass (1024-bit key) header.d=wolfvision.net header.i=@wolfvision.net header.b=buxsMBlC; arc=fail smtp.client-ip=52.101.67.113 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=wolfvision.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=wolfvision.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=wolfvision.net header.i=@wolfvision.net header.b="buxsMBlC" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=lE32QKNpEhisW+yvuKK5AeBeFjUr9/wS02MhP7KssFRcuEPe4mUE6rx8x06AXPQj9XOh5XONA3JsBgyBLsud3OP4tsvrd9fKRBWLzRx9pHUENr+AcAJEM+sp9ZY3vUsb4xeFti5mbEa7TUePi1Z2KnE++xMscYgqGb0pWHYWiyrgrHjesandNdZY5hb3dkG2dAB9tELRHhdCVQq7BB6MSGcPincjx6V/oLUgJTr1dRBSv30ECbZ6xwXSZIRaMs9EpsHHxpHV0eFzMxVol0Iwvkmr1Vt2FOQ9Tlgw7ifQRJPgIJVNUXwtiShucWQxDL7Z+K9Hy6qiRFqvmBPrN5YVug== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=xAtgJa+/EwNCVWEDtt1GoWNhickiQDHH53RIj5CHu/s=; b=YM1/1c/F+AIAXA63lShYgXZwE/c49lQILrdgltE2stOt9Gb305FtIhDdLrGpudeHVia0Adgs2vuBCuN/Ll++d6hyBIRYZdUva04vrrHq3kuIdwCTUpk5BcdQKJo7uhKX8Er4AyGnj6wSTqkv9n9fW8IPUqHF3MJ5E+ZCL6A9nQH7pLlGsCXWnpdmLUwRK5qsXyshcx/pwCPyYJJ8aa4hppTI+diPNqCrlqG8n/ll+d58iWmNAgEWpQJEFWtI5zk+BYu33XFS6tetMUQjLcoxaQQZslaWBaJnh+2ohmbf0AXUpHU4mSeDveMqD6JTUPxJbJkG7MwhC22i6bfuDfnP4Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wolfvision.net; dmarc=pass action=none header.from=wolfvision.net; dkim=pass header.d=wolfvision.net; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=wolfvision.net; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=xAtgJa+/EwNCVWEDtt1GoWNhickiQDHH53RIj5CHu/s=; b=buxsMBlC4ErcZtadjqtVIAxzhAQ6hB/zmaUy5rQ9SjYrXeyjq80W0ewB4fg2I0GaY5t0C7Ya/IgAs84QiLOn+JpzkU1+MwXDqauuT1QnrNZtb7eqGcIjoa3/AQinFy2eKROTxeizY8zlERYpVcOawWZZRxnldOOWPT6PcLGE3Mk= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=wolfvision.net; Received: from DU0PR08MB9155.eurprd08.prod.outlook.com (2603:10a6:10:416::5) by GV1PR08MB11001.eurprd08.prod.outlook.com (2603:10a6:150:1f2::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8511.16; Thu, 6 Mar 2025 16:56:20 +0000 Received: from DU0PR08MB9155.eurprd08.prod.outlook.com ([fe80::4e72:c5d4:488e:f16d]) by DU0PR08MB9155.eurprd08.prod.outlook.com ([fe80::4e72:c5d4:488e:f16d%5]) with mapi id 15.20.8511.017; Thu, 6 Mar 2025 16:56:20 +0000 From: Michael Riesch Date: Thu, 06 Mar 2025 17:56:08 +0100 Subject: [PATCH v5 07/11] media: rockchip: rkcif: add support for mipi csi-2 receiver Message-Id: <20250306-v6-8-topic-rk3568-vicap-v5-7-f02152534f3c@wolfvision.net> References: <20250306-v6-8-topic-rk3568-vicap-v5-0-f02152534f3c@wolfvision.net> In-Reply-To: <20250306-v6-8-topic-rk3568-vicap-v5-0-f02152534f3c@wolfvision.net> To: Mehdi Djait , Maxime Chevallier , =?utf-8?q?Th=C3=A9o_Leb?= =?utf-8?q?run?= , Gerald Loacker , Thomas Petazzoni , Laurent Pinchart , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , Kever Yang , Nicolas Dufresne , Sebastian Fricke , Sebastian Reichel , Paul Kocialkowski , Alexander Shiyan , Val Packett , Rob Herring , Philipp Zabel , Sakari Ailus Cc: linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, Michael Riesch X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1741280167; l=24737; i=michael.riesch@wolfvision.net; s=20240405; h=from:subject:message-id; bh=O6C5i9vmAK+MSXSwiwsvwi0MA2QtOMo2691qtgVSKjM=; b=mG0oci6uci0tpBYy7J5HJ0dkxCYhYwbFDMhDl6bNp6G6k2KPovL2B+f8t8ivqE6gSZp7beUac J2VetqogTC5B/DJnQTUdFpc1SWXNHLNuzf02rjHEtsIhG4Qim3LoqaB X-Developer-Key: i=michael.riesch@wolfvision.net; a=ed25519; pk=cSJmgKSH3B6kdCIDCl+IYDW1Pw/Ybc6g9rmnUd/G7Ck= X-ClientProxiedBy: VI1PR04CA0133.eurprd04.prod.outlook.com (2603:10a6:803:f0::31) To DU0PR08MB9155.eurprd08.prod.outlook.com (2603:10a6:10:416::5) Precedence: bulk X-Mailing-List: linux-media@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR08MB9155:EE_|GV1PR08MB11001:EE_ X-MS-Office365-Filtering-Correlation-Id: 77a2966c-75fa-4ba1-eb80-08dd5ccfd183 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|7416014|52116014|1800799024|366016|921020|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?lxubFgqtlXk1XB974ANGDD9tTKf8x1Z?= =?utf-8?q?h9YxawjMT28K3fVJ7Syd2ouAnjMgeqLmroKzY+OxY+HoVuNAU0/WzaZhEFBhPF5JE?= =?utf-8?q?n7WWqDMAp6pZ+KVrklQ/x+sGqGSj6Idx3aNOA597QOdXkP2/ZK2EanIOI8hSYkLLh?= =?utf-8?q?vqM9VXzkNMsJruvJRTHXAgvHTDhWJ8pc9jG9WUngZV/MNF39K20PB/gZFOHe9Beg4?= =?utf-8?q?DFYMIFHNTGOXLc2ziSrbWACLfoOk9UX7eS5CEkjGI04d2VLvCU6DMULXJyJNbojsk?= =?utf-8?q?NGiZEPS8rgaPhGAa9+Yc/lVLvaLDOaQEHJYS3HH+Ue5cI/jX8vASF6SNIf964+uW9?= =?utf-8?q?5ri/NlQRoUnSQ/OiMCDRNHjQB57dSLO2SiGtaqIHo5eHsk0QpAy9sGwpr+gJD4mdk?= =?utf-8?q?ihlCDvjTXqprptaJGq8jmvA2qPqScskkppQMU5+zE+d56uHE3hB2XvTWlmYoUkFzh?= =?utf-8?q?rEqpSARM/knzsCL1MYdxGGex7XDDBhKh5L/a/o2PAYlkxvW6d/bk2yhZHGr1Rp0Fy?= =?utf-8?q?FWy7DOk5zXBvfzDcq4KCGrYzoODiCiizEW4Vk9yV/RWjKTYex7gKIZKz8mFRBDKJw?= =?utf-8?q?bf3ziiSoLM7R3c/itqx8JQ0vT5SZzYoeznkjSD8G3cHSVU3MVyedUkOgWUUGqfl4j?= =?utf-8?q?raRNM12b4HMDbo2vQusn0KUiODdoCQG9rfzUL6zmrChs5GiZe6gygktRfaHiSPZSa?= =?utf-8?q?b4YOdBHySKe4jEr38NiakRrFYIgrdwgsahJPT3QvJ6yxGZaevisoSNzrM3JZgw+rR?= =?utf-8?q?m+uB7SoKrmcmPUnSTU+ffTWawwLicIDvUsZiE+eahOGkQv4Z457qWu+e5PBHAsZd/?= =?utf-8?q?EnHVrd3PI2T5fMCv5ivhCxQN62OyCXdyKSXHysg+gbfDa/3NhBxi2YlBVNrijxBIR?= =?utf-8?q?S4Nx87CJXQR4eGmexGQQOrdBfssDC76UPKTe+bJigS7n1KV5l4KNxvhcwFNm14+p2?= =?utf-8?q?19F3yeeqlqPZc7mft1wvd2k5ylL7fjViIlF8cSVJIlHBSW8u4KpyaLkheKa40QExm?= =?utf-8?q?d2VZ7bM6/P07xGVPrFJnoRq2cMKod7sVnaFdkgsmX6KhDevSQBtv9qAUk8LxH03JP?= =?utf-8?q?2Ra+9wY2T6qQPzjPsEqLO+TWuyKGMTlZg4GGbK0aHZKM2z/XMlKOOgBBGlpcVtx1Z?= =?utf-8?q?1PX/tVOSywzKuSOvNBIiltRNaHo5l5vIVDVSwY6uYxaMTA5B/tdrWEbY0Cc437A5y?= =?utf-8?q?s3dCxofSvtW4S4fl3d3r3q9jY2opIJk3H/tWLjW3ItIrM3bFrmQlQG1WgrFKU2jdT?= =?utf-8?q?Aqna7f7hV5TB276QSEZ0lb7eg14NGNmCZ/Atr8vT7RKI+sXqbx9rVaO+mnE4pK5IK?= =?utf-8?q?8d0TawnFdMunlwr0cU285HgXiSWNpS+4lN8thBr2A8k5eU60DwZTu61OMLC8SgIt8?= =?utf-8?q?DWI4VIK5SE9uSLPMxpO6Y1TmZFW/yLMjg=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DU0PR08MB9155.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(376014)(7416014)(52116014)(1800799024)(366016)(921020)(38350700014); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?d5U8uxlt95LkYz+JWHgBM5EzNzMq?= =?utf-8?q?VVwSGoP721sYFlIwjKTx5z4sDKkgexUpOlxlGyQTIblKt5lIPWCSZFHNZZJkydw/y?= =?utf-8?q?6m1Xy5lmZF+5mJsoCjzdO+SN6VJ6PpwPdVx5NPhGt39ZjC795CZ5cr3blAJtStJ5t?= =?utf-8?q?Y58mZ57WOEE6K1jWQSPvfenAa+oFjz1jFeQLwPDlNe6O/i9WfrjuEhaXGz0vMWcmy?= =?utf-8?q?96yDY7s/z4mbfoxWxdVMALaM0N+RDAZ1SMH/+su6BDnbi14Ah98LTs01bmtlGsJb2?= =?utf-8?q?IXUgOVJ9XuAzxcw7dIHFNaG6ZpvjphqvpYDHetLxDx6Mr94TvTpYUywHGYXLVZdzW?= =?utf-8?q?khuhcQNryo56fqPU8qk7g8l5uaE0oHT+yyH59GtfgjG2BguAeeMVVXXB5M9qTnQUG?= =?utf-8?q?/7aXSlItk7yYSqxJNCroYIpf51iPtYrPX50Hb0bUgQcbGwmUvgUOcgA//aHKsHd41?= =?utf-8?q?gc9ofhIBLSoRsJdDG/HKvJyclY936J5kd7KhxFxuWlGDP3PxI0WkL5xBZPPloYVP9?= =?utf-8?q?lDA8R6mH18LpNEv+BjqwPyc2tlw5eJ0lNCQAx/IhHyjOgJi0IB3+LN2Qe8RFBLMsU?= =?utf-8?q?tD1HB6geEhIqH7ZP4PeqCgQWZ8BX8lA8rLBBt33h2Rw4nxzGKcpP76Kb2/dn8rmhj?= =?utf-8?q?yf7IIZNdaV6uq/Z2kb3gMwjQvVRmFfUDVtB1JbeEV6Vm8GP8KYRJ5UiQeu7p3MR9M?= =?utf-8?q?o4jZEykoEpj4QE5NaqRq9z+cA0u34KYu3g+774VnvuQUX7ps1f9cGIlV3kh+w/Tlm?= =?utf-8?q?1tXf4AOXPOHzoD7ixRxdvHjy4MKBWlz7fTGf0SJ5TEath36JIMQGHqEQznRRYCqQD?= =?utf-8?q?HAY4jw0HS85vMaZ5eUuJPk+65eM7Am5ewVrxJE4cGTSgC8O7E2zZsfcVRUY7y72py?= =?utf-8?q?eEgkd/TG47Vg4Lgq6r6gA6afaIAOWEdMKsllvhEAusvuAp+UG8PI5rcP25DlKbVQc?= =?utf-8?q?yojAfdbgixy04lGuXSkLd+uo1bBihUsgAfrL1XMtE+BzGTSAStFb6y+TaFmxTQ7aH?= =?utf-8?q?mupMqkEJ9esde4irI3qNMB4UQDbGE6tMa9S4yR/idlHY0Or89mdAUmGPDwgDYqsHG?= =?utf-8?q?4oQh+23zFKC0NijxL6yALd+NjkUtJbxSgBFMS6zpZNY9gGDJyQb6n6bI1lUrJKCXb?= =?utf-8?q?TPaxFqx8Xi6eUPLHnl64cjKRAxTpe/xJomvWYh3JpY8RLE5i76qjUfvbcAdEzXgK8?= =?utf-8?q?vcnCga0XiNLF/ozVH/c5qw3gOMaue3xOjB/I3ExzYEWZBTc7yWEaHTE0/oGYTs879?= =?utf-8?q?pF3oY9DseC6LjGF6HebWULuprCZL5LdJdsGVGm7GygFDayjFj2Cs7jJqygKlEctL4?= =?utf-8?q?bdTB53YKjYuivCK7bCQRVKPxoP4tqE/trAq3+z/XuPANPh7+TdWz3Q9v77kPdhtwb?= =?utf-8?q?szpMuZDMcamDiLTYV1l4+bpUVH/NKPGRe5l8oBYbYeBc9BQMZysaFKtyX9fFs0JmK?= =?utf-8?q?o+Ut97ODGev4N17XCcVjLC2uqf199xwo27pp7+u4L5KUIDyibpTTLoTGPP7zI1qRT?= =?utf-8?q?vm1PDu3g1yFC4JcHFIchHpD6wNYZJqUkoQ=3D=3D?= X-OriginatorOrg: wolfvision.net X-MS-Exchange-CrossTenant-Network-Message-Id: 77a2966c-75fa-4ba1-eb80-08dd5ccfd183 X-MS-Exchange-CrossTenant-AuthSource: DU0PR08MB9155.eurprd08.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Mar 2025 16:56:20.1219 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: e94ec9da-9183-471e-83b3-51baa8eb804f X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: PKzkffoABHQEZkSANstQ958GfJgDyiLQjPGBjYtve1NNZRZrWo33frk6XlBajw6YWfLR0xVmxyX6coW4pc6rRgkbEtZ5ZQXZzaph+c4mB8w= X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV1PR08MB11001 The RK3568 Video Capture (VICAP) unit features a MIPI CSI-2 receiver that can receive video data and write it into system memory using the ping-pong scheme. Add support for it. Signed-off-by: Michael Riesch --- .../platform/rockchip/rkcif/rkcif-capture-mipi.c | 695 +++++++++++++++++++++ .../platform/rockchip/rkcif/rkcif-capture-mipi.h | 2 + .../media/platform/rockchip/rkcif/rkcif-common.h | 16 + drivers/media/platform/rockchip/rkcif/rkcif-dev.c | 1 + .../platform/rockchip/rkcif/rkcif-interface.c | 5 +- drivers/media/platform/rockchip/rkcif/rkcif-regs.h | 24 +- 6 files changed, 741 insertions(+), 2 deletions(-) diff --git a/drivers/media/platform/rockchip/rkcif/rkcif-capture-mipi.c b/drivers/media/platform/rockchip/rkcif/rkcif-capture-mipi.c index 0c3f7b8cfa18..dcc0c4aeeec4 100644 --- a/drivers/media/platform/rockchip/rkcif/rkcif-capture-mipi.c +++ b/drivers/media/platform/rockchip/rkcif/rkcif-capture-mipi.c @@ -6,22 +6,717 @@ * Copyright (C) 2025 Michael Riesch */ +#include + +#include +#include +#include +#include +#include +#include +#include +#include + #include "rkcif-capture-mipi.h" #include "rkcif-common.h" +#include "rkcif-interface.h" +#include "rkcif-regs.h" #include "rkcif-stream.h" +#define RKCIF_MIPI_CTRL0_COMPACT_EN BIT(6) +#define RKCIF_MIPI_CTRL0_CROP_EN BIT(5) +#define RKCIF_MIPI_CTRL0_TYPE(type) ((type) << 1) +#define RKCIF_MIPI_CTRL0_TYPE_RAW8 RKCIF_MIPI_CTRL0_TYPE(0x0) +#define RKCIF_MIPI_CTRL0_TYPE_RAW10 RKCIF_MIPI_CTRL0_TYPE(0x1) +#define RKCIF_MIPI_CTRL0_TYPE_RAW12 RKCIF_MIPI_CTRL0_TYPE(0x2) +#define RKCIF_MIPI_CTRL0_TYPE_RGB888 RKCIF_MIPI_CTRL0_TYPE(0x3) +#define RKCIF_MIPI_CTRL0_TYPE_YUV422SP RKCIF_MIPI_CTRL0_TYPE(0x4) +#define RKCIF_MIPI_CTRL0_TYPE_YUV420SP RKCIF_MIPI_CTRL0_TYPE(0x5) +#define RKCIF_MIPI_CTRL0_TYPE_YUV400 RKCIF_MIPI_CTRL0_TYPE(0x6) +#define RKCIF_MIPI_CTRL0_CAP_EN BIT(0) + +#define RKCIF_MIPI_INT_FRAME0_END(id) BIT(8 + (id) * 2 + 0) +#define RKCIF_MIPI_INT_FRAME1_END(id) BIT(8 + (id) * 2 + 1) + +static const struct rkcif_output_fmt mipi_out_fmts[] = { + /* YUV formats */ + { + .fourcc = V4L2_PIX_FMT_YUYV, + .mbus_code = MEDIA_BUS_FMT_YUYV8_1X16, + .depth = 16, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_YUV422_8B, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW8, + }, + }, + { + .fourcc = V4L2_PIX_FMT_UYVY, + .mbus_code = MEDIA_BUS_FMT_UYVY8_1X16, + .depth = 16, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_YUV422_8B, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW8, + }, + }, + { + .fourcc = V4L2_PIX_FMT_YVYU, + .mbus_code = MEDIA_BUS_FMT_YVYU8_1X16, + .depth = 16, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_YUV422_8B, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW8, + }, + }, + { + .fourcc = V4L2_PIX_FMT_VYUY, + .mbus_code = MEDIA_BUS_FMT_VYUY8_1X16, + .depth = 16, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_YUV422_8B, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW8, + }, + }, + /* RGB formats */ + { + .fourcc = V4L2_PIX_FMT_RGB24, + .mbus_code = MEDIA_BUS_FMT_RGB888_1X24, + .depth = 24, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RGB888, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RGB888, + }, + }, + { + .fourcc = V4L2_PIX_FMT_BGR24, + .mbus_code = MEDIA_BUS_FMT_BGR888_1X24, + .depth = 24, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RGB888, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RGB888, + }, + }, + /* Bayer formats */ + { + .fourcc = V4L2_PIX_FMT_SBGGR8, + .mbus_code = MEDIA_BUS_FMT_SBGGR8_1X8, + .depth = 8, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW8, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW8, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SGBRG8, + .mbus_code = MEDIA_BUS_FMT_SGBRG8_1X8, + .depth = 8, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW8, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW8, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SGRBG8, + .mbus_code = MEDIA_BUS_FMT_SGRBG8_1X8, + .depth = 8, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW8, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW8, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SRGGB8, + .mbus_code = MEDIA_BUS_FMT_SRGGB8_1X8, + .depth = 8, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW8, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW8, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SBGGR10, + .mbus_code = MEDIA_BUS_FMT_SBGGR10_1X10, + .depth = 10, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW10, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW10, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SBGGR10P, + .mbus_code = MEDIA_BUS_FMT_SBGGR10_1X10, + .depth = 10, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW10, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW10 | RKCIF_MIPI_CTRL0_COMPACT_EN, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SGBRG10, + .mbus_code = MEDIA_BUS_FMT_SGBRG10_1X10, + .depth = 10, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW10, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW10, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SGBRG10P, + .mbus_code = MEDIA_BUS_FMT_SGBRG10_1X10, + .depth = 10, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW10, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW10 | RKCIF_MIPI_CTRL0_COMPACT_EN, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SGRBG10, + .mbus_code = MEDIA_BUS_FMT_SGRBG10_1X10, + .depth = 10, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW10, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW10, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SGRBG10P, + .mbus_code = MEDIA_BUS_FMT_SGRBG10_1X10, + .depth = 10, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW10, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW10 | RKCIF_MIPI_CTRL0_COMPACT_EN, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SRGGB10, + .mbus_code = MEDIA_BUS_FMT_SRGGB10_1X10, + .depth = 10, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW10, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW10, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SRGGB10P, + .mbus_code = MEDIA_BUS_FMT_SRGGB10_1X10, + .depth = 10, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW10, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW10 | RKCIF_MIPI_CTRL0_COMPACT_EN, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SBGGR12, + .mbus_code = MEDIA_BUS_FMT_SBGGR12_1X12, + .depth = 12, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW12, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW12, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SBGGR12P, + .mbus_code = MEDIA_BUS_FMT_SBGGR12_1X12, + .depth = 12, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW12, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW12 | RKCIF_MIPI_CTRL0_COMPACT_EN, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SGBRG12, + .mbus_code = MEDIA_BUS_FMT_SGBRG12_1X12, + .depth = 12, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW12, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW12, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SGBRG12P, + .mbus_code = MEDIA_BUS_FMT_SGBRG12_1X12, + .depth = 12, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW12, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW12 | RKCIF_MIPI_CTRL0_COMPACT_EN, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SGRBG12, + .mbus_code = MEDIA_BUS_FMT_SGRBG12_1X12, + .depth = 12, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW12, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW12, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SGRBG12P, + .mbus_code = MEDIA_BUS_FMT_SGRBG12_1X12, + .depth = 12, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW12, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW12 | RKCIF_MIPI_CTRL0_COMPACT_EN, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SRGGB12, + .mbus_code = MEDIA_BUS_FMT_SRGGB12_1X12, + .depth = 12, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW12, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW12, + }, + }, + { + .fourcc = V4L2_PIX_FMT_SRGGB12P, + .mbus_code = MEDIA_BUS_FMT_SRGGB12_1X12, + .depth = 12, + .cplanes = 1, + .mipi = { + .dt = MIPI_CSI2_DT_RAW12, + .ctrl0_val = RKCIF_MIPI_CTRL0_TYPE_RAW12 | RKCIF_MIPI_CTRL0_COMPACT_EN, + }, + }, +}; + +static const struct rkcif_input_fmt mipi_in_fmts[] = { + /* YUV formats */ + { + .mbus_code = MEDIA_BUS_FMT_YUYV8_1X16, + }, + { + .mbus_code = MEDIA_BUS_FMT_UYVY8_1X16, + }, + { + .mbus_code = MEDIA_BUS_FMT_YVYU8_1X16, + }, + { + .mbus_code = MEDIA_BUS_FMT_VYUY8_1X16, + }, + /* RGB formats */ + { + .mbus_code = MEDIA_BUS_FMT_RGB888_1X24, + }, + { + .mbus_code = MEDIA_BUS_FMT_BGR888_1X24, + }, + /* Bayer formats */ + { + .mbus_code = MEDIA_BUS_FMT_SBGGR8_1X8, + }, + { + .mbus_code = MEDIA_BUS_FMT_SGBRG8_1X8, + }, + { + .mbus_code = MEDIA_BUS_FMT_SGRBG8_1X8, + }, + { + .mbus_code = MEDIA_BUS_FMT_SRGGB8_1X8, + }, + { + .mbus_code = MEDIA_BUS_FMT_SBGGR10_1X10, + }, + { + .mbus_code = MEDIA_BUS_FMT_SGBRG10_1X10, + }, + { + .mbus_code = MEDIA_BUS_FMT_SGRBG10_1X10, + }, + { + .mbus_code = MEDIA_BUS_FMT_SRGGB10_1X10, + }, + { + .mbus_code = MEDIA_BUS_FMT_SBGGR12_1X12, + }, + { + .mbus_code = MEDIA_BUS_FMT_SGBRG12_1X12, + }, + { + .mbus_code = MEDIA_BUS_FMT_SGRBG12_1X12, + }, + { + .mbus_code = MEDIA_BUS_FMT_SRGGB12_1X12, + }, +}; + +const struct rkcif_mipi_match_data rk3568_vicap_mipi_match_data = { + .mipi_num = 1, + .regs = { + [RKCIF_MIPI_CTRL] = 0x20, + [RKCIF_MIPI_INTEN] = 0xa4, + [RKCIF_MIPI_INTSTAT] = 0xa8, + }, + .regs_id = { + [RKCIF_ID0] = { + [RKCIF_MIPI_CTRL0] = 0x00, + [RKCIF_MIPI_CTRL1] = 0x04, + [RKCIF_MIPI_FRAME0_ADDR_Y] = 0x24, + [RKCIF_MIPI_FRAME0_ADDR_UV] = 0x2c, + [RKCIF_MIPI_FRAME0_VLW_Y] = 0x34, + [RKCIF_MIPI_FRAME0_VLW_UV] = 0x3c, + [RKCIF_MIPI_FRAME1_ADDR_Y] = 0x28, + [RKCIF_MIPI_FRAME1_ADDR_UV] = 0x30, + [RKCIF_MIPI_FRAME1_VLW_Y] = 0x38, + [RKCIF_MIPI_FRAME1_VLW_UV] = 0x40, + [RKCIF_MIPI_CROP_START] = 0xbc, + }, + [RKCIF_ID1] = { + [RKCIF_MIPI_CTRL0] = 0x08, + [RKCIF_MIPI_CTRL1] = 0x0c, + [RKCIF_MIPI_FRAME0_ADDR_Y] = 0x44, + [RKCIF_MIPI_FRAME0_ADDR_UV] = 0x4c, + [RKCIF_MIPI_FRAME0_VLW_Y] = 0x54, + [RKCIF_MIPI_FRAME0_VLW_UV] = 0x5c, + [RKCIF_MIPI_FRAME1_ADDR_Y] = 0x48, + [RKCIF_MIPI_FRAME1_ADDR_UV] = 0x50, + [RKCIF_MIPI_FRAME1_VLW_Y] = 0x58, + [RKCIF_MIPI_FRAME1_VLW_UV] = 0x60, + [RKCIF_MIPI_CROP_START] = 0xc0, + }, + [RKCIF_ID2] = { + [RKCIF_MIPI_CTRL0] = 0x10, + [RKCIF_MIPI_CTRL1] = 0x14, + [RKCIF_MIPI_FRAME0_ADDR_Y] = 0x64, + [RKCIF_MIPI_FRAME0_ADDR_UV] = 0x6c, + [RKCIF_MIPI_FRAME0_VLW_Y] = 0x74, + [RKCIF_MIPI_FRAME0_VLW_UV] = 0x7c, + [RKCIF_MIPI_FRAME1_ADDR_Y] = 0x68, + [RKCIF_MIPI_FRAME1_ADDR_UV] = 0x70, + [RKCIF_MIPI_FRAME1_VLW_Y] = 0x78, + [RKCIF_MIPI_FRAME1_VLW_UV] = 0x80, + [RKCIF_MIPI_CROP_START] = 0xc4, + }, + [RKCIF_ID3] = { + [RKCIF_MIPI_CTRL0] = 0x18, + [RKCIF_MIPI_CTRL1] = 0x1c, + [RKCIF_MIPI_FRAME0_ADDR_Y] = 0x84, + [RKCIF_MIPI_FRAME0_ADDR_UV] = 0x8c, + [RKCIF_MIPI_FRAME0_VLW_Y] = 0x94, + [RKCIF_MIPI_FRAME0_VLW_UV] = 0x9c, + [RKCIF_MIPI_FRAME1_ADDR_Y] = 0x88, + [RKCIF_MIPI_FRAME1_ADDR_UV] = 0x90, + [RKCIF_MIPI_FRAME1_VLW_Y] = 0x98, + [RKCIF_MIPI_FRAME1_VLW_UV] = 0xa0, + [RKCIF_MIPI_CROP_START] = 0xc8, + }, + }, + .blocks = { + { + .offset = 0x80, + }, + }, +}; + +static inline unsigned int rkcif_mipi_get_reg(struct rkcif_interface *interface, + unsigned int index) +{ + struct rkcif_device *rkcif = interface->rkcif; + unsigned int block, offset, reg; + + block = interface->index - RKCIF_MIPI_BASE; + + if (WARN_ON(block > RKCIF_MIPI_MAX - RKCIF_MIPI_BASE) || + WARN_ON(index > RKCIF_MIPI_REGISTER_MAX)) + return RKCIF_REGISTER_NOTSUPPORTED; + + offset = rkcif->match_data->mipi->blocks[block].offset; + reg = rkcif->match_data->mipi->regs[index]; + if (reg == RKCIF_REGISTER_NOTSUPPORTED) + return reg; + + return offset + reg; +} + +static inline unsigned int rkcif_mipi_id_get_reg(struct rkcif_stream *stream, + unsigned int index) +{ + struct rkcif_device *rkcif = stream->rkcif; + unsigned int block, id, offset, reg; + + block = stream->interface->index - RKCIF_MIPI_BASE; + id = stream->id; + + if (WARN_ON(block > RKCIF_MIPI_MAX - RKCIF_MIPI_BASE) || + WARN_ON(id > RKCIF_ID_MAX) || + WARN_ON(index > RKCIF_MIPI_ID_REGISTER_MAX)) + return RKCIF_REGISTER_NOTSUPPORTED; + + offset = rkcif->match_data->mipi->blocks[block].offset; + reg = rkcif->match_data->mipi->regs_id[id][index]; + if (reg == RKCIF_REGISTER_NOTSUPPORTED) + return reg; + + return offset + reg; +} + +static inline __maybe_unused void +rkcif_mipi_write(struct rkcif_interface *interface, unsigned int index, u32 val) +{ + unsigned int addr = rkcif_mipi_get_reg(interface, index); + + if (addr == RKCIF_REGISTER_NOTSUPPORTED) + return; + + writel(val, interface->rkcif->base_addr + addr); +} + +static inline __maybe_unused void +rkcif_mipi_stream_write(struct rkcif_stream *stream, unsigned int index, + u32 val) +{ + unsigned int addr = rkcif_mipi_id_get_reg(stream, index); + + if (addr == RKCIF_REGISTER_NOTSUPPORTED) + return; + + writel(val, stream->rkcif->base_addr + addr); +} + +static inline __maybe_unused u32 +rkcif_mipi_read(struct rkcif_interface *interface, unsigned int index) +{ + unsigned int addr = rkcif_mipi_get_reg(interface, index); + + if (addr == RKCIF_REGISTER_NOTSUPPORTED) + return 0; + + return readl(interface->rkcif->base_addr + addr); +} + +static inline __maybe_unused u32 +rkcif_mipi_stream_read(struct rkcif_stream *stream, unsigned int index) +{ + unsigned int addr = rkcif_mipi_id_get_reg(stream, index); + + if (addr == RKCIF_REGISTER_NOTSUPPORTED) + return 0; + + return readl(stream->rkcif->base_addr + addr); +} + +static void rkcif_mipi_queue_buffer(struct rkcif_stream *stream, + unsigned int index) +{ + struct rkcif_buffer *buffer = stream->buffers[index]; + u32 frm_addr_y, frm_addr_uv; + + frm_addr_y = index ? RKCIF_MIPI_FRAME1_ADDR_Y : + RKCIF_MIPI_FRAME0_ADDR_Y; + frm_addr_uv = index ? RKCIF_MIPI_FRAME1_ADDR_UV : + RKCIF_MIPI_FRAME0_ADDR_UV; + + rkcif_mipi_stream_write(stream, frm_addr_y, + buffer->buff_addr[RKCIF_PLANE_Y]); + rkcif_mipi_stream_write(stream, frm_addr_uv, + buffer->buff_addr[RKCIF_PLANE_UV]); +} + +static int rkcif_mipi_start_streaming(struct rkcif_stream *stream) +{ + struct rkcif_interface *interface = stream->interface; + const struct rkcif_output_fmt *active_out_fmt; + struct v4l2_subdev_state *state; + u32 ctrl0 = 0, ctrl1 = 0, int_temp = 0, int_mask = 0, vlw = 0; + u16 height, width; + int ret = -EINVAL; + + state = v4l2_subdev_lock_and_get_active_state(&interface->sd); + + active_out_fmt = rkcif_stream_find_output_fmt(stream, false, + stream->pix.pixelformat); + if (!active_out_fmt) + goto out; + + height = stream->pix.height; + width = stream->pix.width; + /* TODO there may be different factors and/or alignment constraints */ + vlw = ALIGN(width * 2, 8); + + ctrl0 |= active_out_fmt->mipi.dt << 10; + ctrl0 |= active_out_fmt->mipi.ctrl0_val; + ctrl0 |= RKCIF_MIPI_CTRL0_CROP_EN; + ctrl0 |= RKCIF_MIPI_CTRL0_CAP_EN; + + ctrl1 = RKCIF_XY_COORD(width, height); + + int_mask |= RKCIF_MIPI_INT_FRAME0_END(stream->id); + int_mask |= RKCIF_MIPI_INT_FRAME1_END(stream->id); + + int_temp = rkcif_mipi_read(interface, RKCIF_MIPI_INTEN); + int_temp |= int_mask; + rkcif_mipi_write(interface, RKCIF_MIPI_INTEN, int_temp); + + int_temp = rkcif_mipi_read(interface, RKCIF_MIPI_INTSTAT); + int_temp &= ~int_mask; + rkcif_mipi_write(interface, RKCIF_MIPI_INTSTAT, int_temp); + + rkcif_mipi_stream_write(stream, RKCIF_MIPI_FRAME0_VLW_Y, vlw); + rkcif_mipi_stream_write(stream, RKCIF_MIPI_FRAME1_VLW_Y, vlw); + rkcif_mipi_stream_write(stream, RKCIF_MIPI_FRAME0_VLW_UV, vlw); + rkcif_mipi_stream_write(stream, RKCIF_MIPI_FRAME1_VLW_UV, vlw); + rkcif_mipi_stream_write(stream, RKCIF_MIPI_CROP_START, 0x0); + rkcif_mipi_stream_write(stream, RKCIF_MIPI_CTRL1, ctrl1); + rkcif_mipi_stream_write(stream, RKCIF_MIPI_CTRL0, ctrl0); + + ret = 0; + +out: + v4l2_subdev_unlock_state(state); + return ret; +} + +static void rkcif_mipi_stop_streaming(struct rkcif_stream *stream) +{ + struct rkcif_interface *interface = stream->interface; + struct v4l2_subdev_state *state; + u32 int_temp = 0, int_mask = 0; + + state = v4l2_subdev_lock_and_get_active_state(&interface->sd); + + rkcif_mipi_stream_write(stream, RKCIF_MIPI_CTRL0, 0); + + int_mask |= RKCIF_MIPI_INT_FRAME0_END(stream->id); + int_mask |= RKCIF_MIPI_INT_FRAME1_END(stream->id); + + int_temp = rkcif_mipi_read(interface, RKCIF_MIPI_INTEN); + int_temp &= ~int_mask; + rkcif_mipi_write(interface, RKCIF_MIPI_INTEN, int_temp); + + int_temp = rkcif_mipi_read(interface, RKCIF_MIPI_INTSTAT); + int_temp &= ~int_mask; + rkcif_mipi_write(interface, RKCIF_MIPI_INTSTAT, int_temp); + + stream->stopping = false; + + v4l2_subdev_unlock_state(state); +} + +static void rkcif_mipi_set_crop(struct rkcif_stream *stream, u16 left, u16 top) +{ + u32 val; + + val = RKCIF_XY_COORD(left, top); + rkcif_mipi_stream_write(stream, RKCIF_MIPI_CROP_START, val); +} + irqreturn_t rkcif_mipi_isr(int irq, void *ctx) { + struct device *dev = ctx; + struct rkcif_device *rkcif = dev_get_drvdata(dev); irqreturn_t ret = IRQ_NONE; + u32 intstat; + + for (int i = 0; i < rkcif->match_data->mipi->mipi_num; i++) { + enum rkcif_interface_index index = RKCIF_MIPI_BASE + i; + struct rkcif_interface *interface = &rkcif->interfaces[index]; + + intstat = rkcif_mipi_read(interface, RKCIF_MIPI_INTSTAT); + rkcif_mipi_write(interface, RKCIF_MIPI_INTSTAT, intstat); + + for (int j = 0; j < interface->streams_num; j++) { + struct rkcif_stream *stream = &interface->streams[j]; + + if (intstat & RKCIF_MIPI_INT_FRAME0_END(stream->id) || + intstat & RKCIF_MIPI_INT_FRAME1_END(stream->id)) { + rkcif_stream_pingpong(stream); + ret = IRQ_HANDLED; + } + } + } return ret; } int rkcif_mipi_register(struct rkcif_device *rkcif) { + int ret, i; + + if (!rkcif->match_data->mipi) + return 0; + + for (i = 0; i < rkcif->match_data->mipi->mipi_num; i++) { + enum rkcif_interface_index index = RKCIF_MIPI_BASE + i; + struct rkcif_interface *interface = &rkcif->interfaces[index]; + + interface->index = index; + interface->type = RKCIF_IF_MIPI; + interface->in_fmts = mipi_in_fmts; + interface->in_fmts_num = ARRAY_SIZE(mipi_in_fmts); + interface->set_crop = rkcif_mipi_set_crop; + interface->streams_num = 0; + ret = rkcif_interface_register(rkcif, interface); + if (ret) + continue; + + for (int j = 0; j < 4; j++) { + struct rkcif_stream *stream = &interface->streams[j]; + + stream->id = j; + stream->interface = interface; + stream->out_fmts = mipi_out_fmts; + stream->out_fmts_num = ARRAY_SIZE(mipi_out_fmts); + stream->queue_buffer = rkcif_mipi_queue_buffer; + stream->start_streaming = rkcif_mipi_start_streaming; + stream->stop_streaming = rkcif_mipi_stop_streaming; + ret = rkcif_stream_register(rkcif, stream); + if (ret) + goto err; + interface->streams_num++; + } + } + return 0; + +err: + for (; i >= 0; i--) { + enum rkcif_interface_index index = RKCIF_MIPI_BASE + i; + struct rkcif_interface *interface = &rkcif->interfaces[index]; + + for (int j = 0; j < interface->streams_num; j++) + rkcif_stream_unregister(&interface->streams[j]); + + rkcif_interface_unregister(interface); + } + return ret; } void rkcif_mipi_unregister(struct rkcif_device *rkcif) { + if (!rkcif->match_data->mipi) + return; + + for (int i = 0; i < rkcif->match_data->mipi->mipi_num; i++) { + enum rkcif_interface_index index = RKCIF_MIPI_BASE + i; + struct rkcif_interface *interface = &rkcif->interfaces[index]; + + for (int j = 0; j < interface->streams_num; j++) + rkcif_stream_unregister(&interface->streams[j]); + + rkcif_interface_unregister(interface); + } } diff --git a/drivers/media/platform/rockchip/rkcif/rkcif-capture-mipi.h b/drivers/media/platform/rockchip/rkcif/rkcif-capture-mipi.h index ee1a50a59505..48d04a60c750 100644 --- a/drivers/media/platform/rockchip/rkcif/rkcif-capture-mipi.h +++ b/drivers/media/platform/rockchip/rkcif/rkcif-capture-mipi.h @@ -11,6 +11,8 @@ #include "rkcif-common.h" +extern const struct rkcif_mipi_match_data rk3568_vicap_mipi_match_data; + int rkcif_mipi_register(struct rkcif_device *rkcif); void rkcif_mipi_unregister(struct rkcif_device *rkcif); diff --git a/drivers/media/platform/rockchip/rkcif/rkcif-common.h b/drivers/media/platform/rockchip/rkcif/rkcif-common.h index 32f6f0238656..99249a85048e 100644 --- a/drivers/media/platform/rockchip/rkcif/rkcif-common.h +++ b/drivers/media/platform/rockchip/rkcif/rkcif-common.h @@ -93,9 +93,14 @@ struct rkcif_output_fmt { u32 fourcc; u32 mbus_code; u8 cplanes; + u8 depth; union { u32 dvp_fmt_val; + struct { + u8 dt; + u32 ctrl0_val; + } mipi; }; }; @@ -183,6 +188,16 @@ struct rkcif_interface { void (*set_crop)(struct rkcif_stream *stream, u16 left, u16 top); }; +struct rkcif_mipi_match_data { + unsigned int mipi_num; + unsigned int regs[RKCIF_MIPI_REGISTER_MAX]; + unsigned int regs_id[RKCIF_ID_MAX][RKCIF_MIPI_ID_REGISTER_MAX]; + + struct { + unsigned int offset; + } blocks[RKCIF_MIPI_MAX - RKCIF_MIPI_BASE]; +}; + struct rkcif_dvp_match_data { const struct rkcif_input_fmt *in_fmts; unsigned int in_fmts_num; @@ -198,6 +213,7 @@ struct rkcif_match_data { const char *const *clks; unsigned int clks_num; const struct rkcif_dvp_match_data *dvp; + const struct rkcif_mipi_match_data *mipi; }; struct rkcif_device { diff --git a/drivers/media/platform/rockchip/rkcif/rkcif-dev.c b/drivers/media/platform/rockchip/rkcif/rkcif-dev.c index 2f45229183f6..5cc4e458ffa1 100644 --- a/drivers/media/platform/rockchip/rkcif/rkcif-dev.c +++ b/drivers/media/platform/rockchip/rkcif/rkcif-dev.c @@ -49,6 +49,7 @@ static const struct rkcif_match_data rk3568_vicap_match_data = { .clks = rk3568_vicap_clks, .clks_num = ARRAY_SIZE(rk3568_vicap_clks), .dvp = &rk3568_vicap_dvp_match_data, + .mipi = &rk3568_vicap_mipi_match_data, }; static const struct of_device_id rkcif_plat_of_match[] = { diff --git a/drivers/media/platform/rockchip/rkcif/rkcif-interface.c b/drivers/media/platform/rockchip/rkcif/rkcif-interface.c index 7131de68de2c..163ee9e2fc6f 100644 --- a/drivers/media/platform/rockchip/rkcif/rkcif-interface.c +++ b/drivers/media/platform/rockchip/rkcif/rkcif-interface.c @@ -188,7 +188,10 @@ static int rkcif_interface_enable_streams(struct v4l2_subdev *sd, stream = &interface->streams[RKCIF_ID0]; rkcif_interface_apply_crop(stream, state); } else { - /* TODO implement for MIPI */ + for_each_active_route(&state->routing, route) { + stream = &interface->streams[route->sink_stream]; + rkcif_interface_apply_crop(stream, state); + } } mask = v4l2_subdev_state_xlate_streams(state, RKCIF_IF_PAD_SINK, diff --git a/drivers/media/platform/rockchip/rkcif/rkcif-regs.h b/drivers/media/platform/rockchip/rkcif/rkcif-regs.h index 07fd64174e80..3d1f0c45c638 100644 --- a/drivers/media/platform/rockchip/rkcif/rkcif-regs.h +++ b/drivers/media/platform/rockchip/rkcif/rkcif-regs.h @@ -30,7 +30,29 @@ enum rkcif_dvp_register_index { RKCIF_DVP_REGISTER_MAX }; -#define RKCIF_REGISTER_NOTSUPPORTED 0x420000 +enum rkcif_mipi_register_index { + RKCIF_MIPI_CTRL, + RKCIF_MIPI_INTEN, + RKCIF_MIPI_INTSTAT, + RKCIF_MIPI_REGISTER_MAX +}; + +enum rkcif_mipi_id_register_index { + RKCIF_MIPI_CTRL0, + RKCIF_MIPI_CTRL1, + RKCIF_MIPI_FRAME0_ADDR_Y, + RKCIF_MIPI_FRAME0_ADDR_UV, + RKCIF_MIPI_FRAME0_VLW_Y, + RKCIF_MIPI_FRAME0_VLW_UV, + RKCIF_MIPI_FRAME1_ADDR_Y, + RKCIF_MIPI_FRAME1_ADDR_UV, + RKCIF_MIPI_FRAME1_VLW_Y, + RKCIF_MIPI_FRAME1_VLW_UV, + RKCIF_MIPI_CROP_START, + RKCIF_MIPI_ID_REGISTER_MAX +}; + +#define RKCIF_REGISTER_NOTSUPPORTED 0x420000 #define RKCIF_FETCH_Y(VAL) ((VAL) & 0x1fff) From patchwork Thu Mar 6 16:56:11 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Riesch X-Patchwork-Id: 871004 Received: from DUZPR83CU001.outbound.protection.outlook.com (mail-northeuropeazon11023113.outbound.protection.outlook.com [52.101.67.113]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B344725A627; Thu, 6 Mar 2025 16:56:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.67.113 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741280196; cv=fail; b=fe2HXQ8OHdMwPXhFkyb0hT2xLgN2Fkwpn6CzPKBWl/GcdySb0903QD5eb9xQf8/w9V3MS25ph5mdFuHz+ft+bYY+0ukoyYlIt8+OEO5eckJfgfyPP1EpX0nOlsXvVxpF3/LplK6whtV7GHAo/ERkHnjTHMxH65yFQ0m2ZLQwj9M= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741280196; c=relaxed/simple; bh=C5mShH0pESQITrVfwzea+P8hpOwQL+i4p/s/hgOvzQM=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=G+Z8XjnDSeMJIBJcz9mbBr90oV+6DHpCaTfY9+uecABAns04lEedLJWEkDDzFAG3ugg4Vm/Eo5lFIymRYZophT4NpqmaT20b8DoPNQvkxrMJqN63o+kRAXSEVSDruq+hqWVPbL6KwLXIZdk8Xyxa3YQizMMezrKEuvMrg74VFn4= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=wolfvision.net; spf=pass smtp.mailfrom=wolfvision.net; dkim=pass (1024-bit key) header.d=wolfvision.net header.i=@wolfvision.net header.b=huDqT/nM; arc=fail smtp.client-ip=52.101.67.113 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=wolfvision.net Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=wolfvision.net Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=wolfvision.net header.i=@wolfvision.net header.b="huDqT/nM" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=hKmiqtOE3uXROEqfBh91VEW43qx3GMOT+ZHFKv15ekj476mcBZ3Tnx7q+FpqpbWlw07n2O5DbJLxSJAN6jJfKfGgIWFfiJ4rMjpJSVbJg4f1TpFlG9yP4dc7sOeTed6qUqqUSN1wYYPsdvmhR/B90hjbftUuqvrRXyoHzsdXW6nJVtEg1ybktVGWyWZiCzumTdEJBPoGar8zrhf72Vki6PiHsHuuxK9Gl8QJIEDbRjlb0xpfiBy8ZYsU6ISaPT+k0V7DwqoPuratiZJb5RVuST464799wRVU1cbprQbuvhN0BpGIzm6hyNFAv9Ldj+l7KYW0Hv/nzY4bVamkd09mZQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=5Z5/dd6pkx58BzBKiceQoqUqRGe8j5oTj9QW6s5BfY4=; b=Su+oFNTo61E3N2wCGmjZhtZTKAmiix2Ln074EYpOwgcly8TSj5xtu4y2NqClp9BM/yI5sNM6iZhWmgxgXt6PUTmkH72no/qgcNCmJ6f1jzGDx30wajmP9UvxsvG5DCg11j+g4gOi50exb6krv3us8mFo2cFc6WW0FP00cd+aSHvCTsoJj1BuUVc99RA000BcD71a6oKGgItMxWejk17jI9kynetx8KGcoClO0PNn3Os8Q6NF/4iITH9ndxmBPckYMJLTp952AY74qzJq0virazYeP6qoJfNqs91wC1i57PEj6XVUky4AWJrMp9VogZcq2QJ+180bbcmLqLiFnCsINQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wolfvision.net; dmarc=pass action=none header.from=wolfvision.net; dkim=pass header.d=wolfvision.net; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=wolfvision.net; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=5Z5/dd6pkx58BzBKiceQoqUqRGe8j5oTj9QW6s5BfY4=; b=huDqT/nMDk9f5do88JkQaugxaTkcJnT9n03ZuykwWn9fCKBJoxWJlF3VXkRsikhAN2VSZlQE+gnolg58YohYlQt0q2MhNQQE1g1eNhOzn4Xs/adLioyoS460tk9FHjSNRCsNYFeQ1UihPVN7vIZDvVlUIhAmgKDECRM7L6IzbOE= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=wolfvision.net; Received: from DU0PR08MB9155.eurprd08.prod.outlook.com (2603:10a6:10:416::5) by GV1PR08MB11001.eurprd08.prod.outlook.com (2603:10a6:150:1f2::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8511.16; Thu, 6 Mar 2025 16:56:26 +0000 Received: from DU0PR08MB9155.eurprd08.prod.outlook.com ([fe80::4e72:c5d4:488e:f16d]) by DU0PR08MB9155.eurprd08.prod.outlook.com ([fe80::4e72:c5d4:488e:f16d%5]) with mapi id 15.20.8511.017; Thu, 6 Mar 2025 16:56:25 +0000 From: Michael Riesch Date: Thu, 06 Mar 2025 17:56:11 +0100 Subject: [PATCH v5 10/11] arm64: dts: rockchip: add mipi csi host node to rk356x Message-Id: <20250306-v6-8-topic-rk3568-vicap-v5-10-f02152534f3c@wolfvision.net> References: <20250306-v6-8-topic-rk3568-vicap-v5-0-f02152534f3c@wolfvision.net> In-Reply-To: <20250306-v6-8-topic-rk3568-vicap-v5-0-f02152534f3c@wolfvision.net> To: Mehdi Djait , Maxime Chevallier , =?utf-8?q?Th=C3=A9o_Leb?= =?utf-8?q?run?= , Gerald Loacker , Thomas Petazzoni , Laurent Pinchart , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , Kever Yang , Nicolas Dufresne , Sebastian Fricke , Sebastian Reichel , Paul Kocialkowski , Alexander Shiyan , Val Packett , Rob Herring , Philipp Zabel , Sakari Ailus Cc: linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, Michael Riesch X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1741280167; l=1452; i=michael.riesch@wolfvision.net; s=20240405; h=from:subject:message-id; bh=C5mShH0pESQITrVfwzea+P8hpOwQL+i4p/s/hgOvzQM=; b=KFu+VgMM5ERyw0/xfyzHQPFVgpWFhNjhLjiIlclefL55ScU2Rm9LVZU8mWrzOewBtMUVT0u33 qqaSBeBaeg4CPvpqjAhuJh9jENOLNHRfbA8osx6gjs2gP8Byykb96rD X-Developer-Key: i=michael.riesch@wolfvision.net; a=ed25519; pk=cSJmgKSH3B6kdCIDCl+IYDW1Pw/Ybc6g9rmnUd/G7Ck= X-ClientProxiedBy: VI1PR04CA0133.eurprd04.prod.outlook.com (2603:10a6:803:f0::31) To DU0PR08MB9155.eurprd08.prod.outlook.com (2603:10a6:10:416::5) Precedence: bulk X-Mailing-List: linux-media@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR08MB9155:EE_|GV1PR08MB11001:EE_ X-MS-Office365-Filtering-Correlation-Id: 4e98a401-4cad-46d6-0753-08dd5ccfd47c X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|7416014|52116014|1800799024|366016|921020|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?IsdRcWxDxJZHEuS8gp1hfmSayhbkBIM?= =?utf-8?q?4iXBk585FkCW6WZzMOEFZe5Cwixd6G0rK4A7LH6oxvIhJxGBMrV2BtlGxgCr1Nt05?= =?utf-8?q?iSWcJWOlJeYpB4u1Z1ts9yQV1W3GkTs8EGBtKxbQ3SiqLlPKKlziV/J4NHy4lchgx?= =?utf-8?q?Ungs9c/bGmiO0eOf20DYyoNxEtnQ/eJfLHwlSGNaVG58/VltgKxICq7gokCdUJthQ?= =?utf-8?q?ntwcMKr4e7oYlGcekBmTtFJOhg1E5fi15MKHRweUxGdanlaB1yjA2g23Wg/FbccUu?= =?utf-8?q?RUOEpJ/IyAG1vLDI3DZ6fy66Jwjb6FO5worSkQt4iOWiwf20yeQ7sMUdA/fkNr6WL?= =?utf-8?q?7CPmCN2t41CY1JAvT1Lu588zJdQipN2Kn0yDoWyIqvXu1YokuqNXKgkZgyxKjwHXm?= =?utf-8?q?AcUZzzPgvpiJQqxcwbLVOQU0yardaVsAu+YMuECMZ9KBtYFMe2382YbQX+kQqsWfo?= =?utf-8?q?wS42Mupbvc8Dwvv2/ugRF0N3CoajSj1InPsElcjjrbaoPgKh0NFTrRGE7NwuLfRZt?= =?utf-8?q?zTCGtkjAE+DouYMt8bEMmShcY5QofJHt9ybCh2gUfEt1mELUE1ODTH+bfs+PPrTcA?= =?utf-8?q?WRIPVF010+ateJYkSLVmfOWR6YDh2yW6SkUpXZ3R1/hqaup683FQE0kgJmRAoV0I2?= =?utf-8?q?0w2rChuDEodiSr3tin3SIiv4A0F3LfvXDJpaar0fhlhAULIZ4nsCg/3jRjfw0xE4o?= =?utf-8?q?7hFxJrFQIBR2lJinZxiSj1KRToVWG5dqsowSezstNx8/is1+Hx8BVD76km3h/czLE?= =?utf-8?q?zW6UoO1Z2N2w/l/e/A5qfm/fiM2Pxb/rBWG7eQ1Mc9RQskQlxhCRlBN//EEG/JUtq?= =?utf-8?q?2vOS8MhUkeJPskcLMVR/4tg6EdLe6SmesA8LZ7gyBUFWmoKMw4eyJi4n39H9eNQuB?= =?utf-8?q?6XASRub+cg2VeyITH3yoPqwqL7eelzuaVHUxtKctXGh0a7vkfcYqLWFq2cM/FDGx1?= =?utf-8?q?wpx1vsG6aeAx1JZoUFZ8aKLJ/zmnbZtDfvpNEl4tm8NmdBexlEY07iZwCxhWqckE0?= =?utf-8?q?RGXp7la0+mTRxzrAQ0qg4++IabbFZpueGxhEtFFdnFY2JsXrAd2EaF0rpJ9r37m8B?= =?utf-8?q?zL0H3cXQaNOwhHcFbJIp/NCogVM/LurhsNR+po+4Y8SkDuOxrpvsyyURj9s15sqL1?= =?utf-8?q?tBOVi00XFX6oh+TqCr2yWJ958o72i1q4ddsYOIaA0rH0QR3EkbLdJhy9lzaPBQK4R?= =?utf-8?q?9opqX39tqagn2eMTht/4hgEOVrVTr+Itr61+8tHqdUfKF0nnL6jq/BNY5X+U7YVGw?= =?utf-8?q?IpjZHlLmJWCTJvRiGT/v4kiHnVFa7h8wBElUA2qbw3kta32LR4iU2spFOKwq7UfJf?= =?utf-8?q?fCXjeQOK+BbyCNPEcVMKXnCTA6zURPwl8I2xhcfPqtzVKACS/kykC0M+0W5G69ndg?= =?utf-8?q?6/9Raubhnfj788iKGVO0YNpr9at/SntuQ=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DU0PR08MB9155.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(376014)(7416014)(52116014)(1800799024)(366016)(921020)(38350700014); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?fnOqgd+x6AWpj02Eet1463Kt0Onp?= =?utf-8?q?0/+Qp6Uzev8zxz+/9IrUj2OUidYGfcDFUS/8KYMU73+b7+NqI2BQyGS8sBpYbF2PJ?= =?utf-8?q?8JYH0DcDlB+FoF+0Gtwdn7LUQNCAKU/U7xvARJkLCh6azNEX8/5SB6gD3xmQPeFQJ?= =?utf-8?q?t6Q/TcCkp/XDgUfj/4LAlvLo7OGdFol7hCBPUiH2nIwhzwQ/lTc4CwmtA+IKcyaIz?= =?utf-8?q?xMe5+Y59XIsLTBTo//LA6a+WLaL7TNjwp55xIaFtXB98PFtjIoRlJ2XddQe6A1P7M?= =?utf-8?q?VDm8F/0ksueqbhKF2Xy1TDog/KIr0nMF8Q4H9FC/XaMbZ677fgxpe7O7e4WrG2HAq?= =?utf-8?q?3FAVbJQWsV40IJjJuAi/dMGtzd6n3eUXmTIosp6Y/tVZSvRHUxHq3fH3gW2yoc4H4?= =?utf-8?q?4ccXPM1bCqe4cL/1YoKjhMAMPBkzKH5J11gNjZaov+1bpqDzLpVrSXwTmELdb7cSh?= =?utf-8?q?yebXppOmXr+/lXjH41n/mTuLnzGvIyR39nNKOPopnc+FmeSyhc+WlKLTNCR4+La72?= =?utf-8?q?EUWSdB34ff6xtxxT6C9wjHyFwPuFpirKI4suUZ8/umGL1nXGFAJ40P1/Beowa/tQt?= =?utf-8?q?0Ha89jN2q2FkmZof5OKWej6fDDJX+o+DDE6T6KomAq/0EpBs6DxFoqtz7EOfRtt1q?= =?utf-8?q?E5Xgh/NBrifcmGrnHZ6cGwnTY4XRFxVdDlUdKwx34hGrGX96qZKO4N1uAE/moAAKt?= =?utf-8?q?W9MRHtO0Wbfkr7bYzlYBgqx76UZPXvVZ0iiBjO0kz+80zlAVbDrFsinwnDo+CUhO0?= =?utf-8?q?fHX4T/yq2Q1KbF98xDfo5gJS46xclm/5iohJ9uAxRvjwKlzPtDEusKwukpQTNz+vn?= =?utf-8?q?cIkheNDOuA45Bs8jYiVe813AwvrA2C/V529eeJJZ+TxN/F9bzNs0VcincBK601Z/q?= =?utf-8?q?zdW2ZOBX5NJQ1cb1S8GjcSKNvaIV07+hTWZt3Sz6LQm4ezUDvK/IaO6MhmMqhuCNQ?= =?utf-8?q?yMX9ewjzTzgSTEHzcoMBdj7X8TGuZquEP535x3V3n4ZcAnj+rw+l5SKusKFnQqgZP?= =?utf-8?q?Xjnu453MLNTuN3QzjvULdIH3N77fNmYBxzSi9KdsNaZ4rspbkUEQYI1S3FrlMYJaB?= =?utf-8?q?UOqhaMA/ExrXqWSgPaBCDYe+1IoeFyptdKnuRjtAOIeIDU4RpoBFue/VQ10XFd8DC?= =?utf-8?q?vhHeAX1+zSM1KaR6y6elxT9YZ8VYLB/wDhTYNq/Ho6rtfffokVTMc5Y4sXQ3KQs5l?= =?utf-8?q?rI4J70wItrXH4zceLAxJEsPABXX5Ey07OG4wjRWDl4U/aiw8PACQ2AFgmPC11jUO3?= =?utf-8?q?+70xAmF4kqjN8j7jAX5buDGCYggpYVxPguaKZ3EhGyBaZXDkIVOmlRWyRu8tVJPsF?= =?utf-8?q?/4t0JfLH6t3zZAlu2RHQmXgPRViCgGP9HA53Oyu3uNjrl0DhvuqW1J0Gz0WuDIrKX?= =?utf-8?q?TaGCCEApKXzuIIysU1Yiy2ZyTfYx/jmkJ7XWSo6oXrz4hUz7pbNdFs/i1Lw18MFmy?= =?utf-8?q?lSxagM2NQShygJAmnSSFQcFvRjHqHlX07oS7saXlK1VdKZ21ZpIbjlv+2XYqr2JAL?= =?utf-8?q?hMQtwcgNKC8QcjymskhapZCEHPTOpd/NmA=3D=3D?= X-OriginatorOrg: wolfvision.net X-MS-Exchange-CrossTenant-Network-Message-Id: 4e98a401-4cad-46d6-0753-08dd5ccfd47c X-MS-Exchange-CrossTenant-AuthSource: DU0PR08MB9155.eurprd08.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Mar 2025 16:56:25.0507 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: e94ec9da-9183-471e-83b3-51baa8eb804f X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: gpEwoaCUq8rLRnlBa/kWhXp2bKVzJDHj+GNVXaquMI1/WjFdZyBHtS8B8Cfa8mmIVRCyyB/ztxVEUG6KUsDE4QIH4cFscsXmHFrPvCk+bIo= X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV1PR08MB11001 Add the device tree node for the RK356x MIPI CSI-2 Host unit. Signed-off-by: Michael Riesch --- arch/arm64/boot/dts/rockchip/rk356x-base.dtsi | 31 +++++++++++++++++++++++++++ 1 file changed, 31 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk356x-base.dtsi b/arch/arm64/boot/dts/rockchip/rk356x-base.dtsi index cba5092dbcea..da56a40e2aee 100644 --- a/arch/arm64/boot/dts/rockchip/rk356x-base.dtsi +++ b/arch/arm64/boot/dts/rockchip/rk356x-base.dtsi @@ -553,6 +553,33 @@ gpu: gpu@fde60000 { status = "disabled"; }; + csi: csi@fdfb0000 { + compatible = "rockchip,rk3568-mipi-csi"; + reg = <0x0 0xfdfb0000 0x0 0x10000>; + clocks = <&cru PCLK_CSI2HOST1>; + phys = <&csi_dphy>; + power-domains = <&power RK3568_PD_VI>; + resets = <&cru SRST_P_CSI2HOST1>; + status = "disabled"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + csi_in: port@0 { + reg = <0>; + }; + + csi_out: port@1 { + reg = <1>; + + csi_output: endpoint { + remote-endpoint = <&vicap_mipi_input>; + }; + }; + }; + }; + vicap: video-capture@fdfe0000 { compatible = "rockchip,rk3568-vicap"; reg = <0x0 0xfdfe0000 0x0 0x200>; @@ -581,6 +608,10 @@ vicap_dvp: port@0 { vicap_mipi: port@1 { reg = <1>; + + vicap_mipi_input: endpoint { + remote-endpoint = <&csi_output>; + }; }; }; };