From patchwork Thu Apr 24 16:34:28 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Neil Armstrong X-Patchwork-Id: 884027 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0712C27F744 for ; Thu, 24 Apr 2025 16:34:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745512472; cv=none; b=PhCiVlrZQAp4uU+S1deprfyCnvw8DKNkTd2NwsdPS124Znzo9/3IcR4qAhvrwpUTMECSjkXDnC4+zEtSPx38pWx2Cw+ZoQneUrvZd3G50LiwqSmRgWv6S+l2U6rVPKJSQukSlw2OhPUOmPuzniCjVPcxTf9zETwPmgBbbUzBl1E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745512472; c=relaxed/simple; bh=6Xk1ui9+E7DJcvJT2ltCpJoEPEx5tYoC2IQm2iSv90Y=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=atukgVHCOIPN2sRFkspiQ+BQGEB1rpGIJszDL7yc9Mk1If7DndeNMC+kBxIuiRUTMbMBaaL8h02Jtxa7z614/mxUXIhax19bN66Hs5jnxP0IjKgi8ZnXnSqxr+M3FjfO06erhbrfUpOMHgavZM9SQZW1z0EwCNTGb5NiJ3gAR48= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=KFEBLdEp; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="KFEBLdEp" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-43690d4605dso9779635e9.0 for ; Thu, 24 Apr 2025 09:34:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1745512469; x=1746117269; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:from:to:cc:subject:date:message-id:reply-to; bh=UDKIG63pMe9JrjXuqom4a/B+XzcczRC3B2PjeIPhZck=; b=KFEBLdEpKeuZToAti0TJZ3TQJ36dc8Hrzhubzyddrxgqr/xJbZ6zLdhKOQBPXFmXJT okINVs9oTsdbK6b1+7u88rJFOx8spDE7PP1P+Lfcr4l7MwDc0M1NST4605noax7inAV6 4kEmR/lG231zYld9RvBj2zbUOf6qQA5juMenNCmthh0DWD2vo+VrHqqaE/87alYHZAIt 37n9RBuY5UghU6ohxlUXQjAtsZlRgnpt2rUV8h+qZ7y1gd1vPkx20qP6dyJiU0yNulkx UrIprxoQsejhNWIVumksD25rqrG1QiJfKAYZbYV64uSN6qugFCYJyRQpSLJCiSq9OSqF ntSQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745512469; x=1746117269; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=UDKIG63pMe9JrjXuqom4a/B+XzcczRC3B2PjeIPhZck=; b=rW+NATpqXp5ENJx0y6lzhaNqRakuHgd2//vdyNHRtaQnRzEYyKh0MhVvt9ev4dClVK ZVh18jwIUnqIcfpicdw1ahEgnDhRoLJHesfYWIC1dlwM0l/hibR2OX3cZiDe5OeUO0w/ kx0gj+Au8vNo4gGTxy5GFkHMI7mNcIpiFo8pQvdotf8/dQO37Hr331EKpEgLxegTQHGG EsaMwtpfr2OXepAISHG6tahxYbBYYOcu3IyC724BBrHmn1iK5Sfd8q5vE42uCcyWaNHk lcmTQeWVKb+stZyFPptwk9Krk/4dnZHMIIoD6J1HrXT7Dt4hui8a1a299Z8NSlczCNud d74g== X-Gm-Message-State: AOJu0YzN+M1j2rEotpUMs3dvGlIzRZnMNw7vvImLftDnSKnu7MGoR22w NC6faHyPiqZzECGs0punEMb36Pd2xbWQlK3fhSYjyjJLyBMrRwWjX/tGP4RBJs0= X-Gm-Gg: ASbGnctF3Xz1+trENfPVqAWim+kzWbYS06F8nZQHZBcPyno2BJgAA/Wl9yotfUhJOFK GmTadw5HA6U16lvDnY7jnchpYu4xT8J4UiuUGH0hdCMQVts/KAoMedSaE+KnJMRQBDZMQSwvvjh WA6IDUKr1TtjNCUDgLFfug3fG5lA/C2S4OXulEufLkdGZBKEaKoXePhN00QDfYFSpqFn1gXKWg4 kReuuA+bdEELdfQQyzwYRs1HneuGF0rWYd7kAw+ODnMemevWUb21RIG5/EqJGhOfZkivzo8vGK4 N5b2kYXcoCS6FD8/gz6k9fu/+vmlpPoIm8hpHNOYAuGJ/lXGxj8GpqPX4NUxDw== X-Google-Smtp-Source: AGHT+IFM5/p+5Zp0/4hLItu/km4mjpQcCf+kBAkpy1FIu7zh/mDE4JhBoWgwbCPltpq5KFnnno1CfQ== X-Received: by 2002:a05:600c:3b95:b0:43d:fa5d:9314 with SMTP id 5b1f17b1804b1-440a31c2c42mr1463045e9.32.1745512469277; Thu, 24 Apr 2025 09:34:29 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:3d9:2080:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4409d2d8842sm26916885e9.31.2025.04.24.09.34.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 24 Apr 2025 09:34:28 -0700 (PDT) From: neil.armstrong@linaro.org Date: Thu, 24 Apr 2025 18:34:28 +0200 Subject: [PATCH v3] arm64: dts: qcom: sm8550: add iris DT node Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250424-topic-sm8x50-upstream-iris-8550-dt-v3-1-92f6b692bd52@linaro.org> X-B4-Tracking: v=1; b=H4sIABNoCmgC/5XNvQ6CMBwE8Fchna3pN8XJ9zAOhRb4J0JJWwmG8 O4WJt00N90Nv1tRdAFcRJdiRcHNEMGPufBTgZrejJ3DYHNHjDBJBClx8hM0OA56kQQ/p5iCMwO GABFrmSebMNNC1aLiTkmGMjQF18JynNzuufcQkw+v43Om+/oXP1Oc05am5kTzVlTXB4wm+LMPH dr9mX2YVP9ksmxWjGrFlWlqa7/MbdverfXpNCkBAAA= X-Change-ID: 20250407-topic-sm8x50-upstream-iris-8550-dt-2846b493e652 To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Dikshita Agarwal , Neil Armstrong X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=5010; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=oqGWaMVxclYfnPuI4Xsljnhx/oZ/DFjZ/i1yFIJPDaQ=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBoCmgUw/mAhHsfm5Tqixbt87gR6+IRaCujSwK2mGvv 1W77CT+JAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCaApoFAAKCRB33NvayMhJ0alSD/ 0WLdC10wY2tzYV50AZd8fH/x/JIBCy5x0QWojXugcq5/wZMlEMT+GPESicvPagBIQ54SDzvw9U8LEh igcys9W7X/MpehpKwD2B9QXOHyZoz7BiTg557HI/FwNnzJ045yaCHTMroLVF++vyb7qtsqJ4GfJHbO YATXJcDEztCGKLjk7d1al/B8Fz8SjqREj1SK1NLwaNJKlho0Vvyj6EqpuNZjLMWhfU/SyMS+jlrMsw W8qfP2Pz1bj6pPiUsnaey+WgUpJn2PRUiwhVwTwRtYXfzMu8hspTqYWjKb2eCiRMf9Eg1HF3mLhjKR juiHAgkmpOhliXAlUvNWf6CDLVTPN9Xue92aXiqZ8ORY7/8phHYNbFUeTkT2sOERgjdwGaJugnMCAR 1yqt+CQOUBXFe0NeMlH2dMbOi5maNBSalV6bSyP4tCFg1zgPWgMfRexD+h+mNx/USy89qOm54ASNvl /d2GsNafoX6Z1gNmTuQxAMhRpBkDbifvGsuZx33F5FQmgCh4z6FyXjq9BsfKP7Yb2aIdlrOmcEqCq8 1kAMkLgCTVbDkuzkIRUXHfA3KcJ1Tp58KdlvfrvnILCd0PhLrqM6kra4ND2jC3D8OY/H6sTgQaIil3 plXxU65jCG+UViLk6pbK5m7uZUVNxVciLApyw+Cu5dTYHdtsDivMnAkNqZsA== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE From: Dikshita Agarwal Add DT entries for the sm8550 iris decoder. Since the firmware is required to be signed, only enable on Qualcomm development boards where the firmware is publicly distributed. Signed-off-by: Dikshita Agarwal Signed-off-by: Neil Armstrong --- Changes in v3: - remove useless firmware-name - Link to v2: https://lore.kernel.org/r/20250418-topic-sm8x50-upstream-iris-8550-dt-v2-1-9218636acbdd@linaro.org Changes in v2: - Only enable on qcom dev boards - Link to v1: https://lore.kernel.org/r/20250407-topic-sm8x50-upstream-iris-8550-dt-v1-1-1f7ab3083f49@linaro.org --- arch/arm64/boot/dts/qcom/sm8550-hdk.dts | 4 ++ arch/arm64/boot/dts/qcom/sm8550-mtp.dts | 4 ++ arch/arm64/boot/dts/qcom/sm8550-qrd.dts | 4 ++ arch/arm64/boot/dts/qcom/sm8550.dtsi | 76 +++++++++++++++++++++++++++++++++ 4 files changed, 88 insertions(+) --- base-commit: 2bdde620f7f2bff2ff1cb7dc166859eaa0c78a7c change-id: 20250407-topic-sm8x50-upstream-iris-8550-dt-2846b493e652 Best regards, diff --git a/arch/arm64/boot/dts/qcom/sm8550-hdk.dts b/arch/arm64/boot/dts/qcom/sm8550-hdk.dts index 29bc1ddfc7b25f203c9f3b530610e45c44ae4fb2..9dfb248f9ab52b354453cf42c09d93bbee99214f 100644 --- a/arch/arm64/boot/dts/qcom/sm8550-hdk.dts +++ b/arch/arm64/boot/dts/qcom/sm8550-hdk.dts @@ -945,6 +945,10 @@ &ipa { status = "okay"; }; +&iris { + status = "okay"; +}; + &gpi_dma1 { status = "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/sm8550-mtp.dts b/arch/arm64/boot/dts/qcom/sm8550-mtp.dts index 5648ab60ba4c4bfaf5baa289969898277ee57cef..fdcecd41297d6ebc81c5088472e4731ca0782fcb 100644 --- a/arch/arm64/boot/dts/qcom/sm8550-mtp.dts +++ b/arch/arm64/boot/dts/qcom/sm8550-mtp.dts @@ -672,6 +672,10 @@ fsa4480_sbu_mux: endpoint { }; }; +&iris { + status = "okay"; +}; + &lpass_tlmm { spkr_1_sd_n_active: spkr-1-sd-n-active-state { pins = "gpio17"; diff --git a/arch/arm64/boot/dts/qcom/sm8550-qrd.dts b/arch/arm64/boot/dts/qcom/sm8550-qrd.dts index 3a6cb279130489168f8d20a6e27808647debdb41..49438a7e77ceaab9506158855b6262206bca94ec 100644 --- a/arch/arm64/boot/dts/qcom/sm8550-qrd.dts +++ b/arch/arm64/boot/dts/qcom/sm8550-qrd.dts @@ -779,6 +779,10 @@ &ipa { status = "okay"; }; +&iris { + status = "okay"; +}; + &gpi_dma1 { status = "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qcom/sm8550.dtsi index f78d5292c5dd5ec88c8deb0ca6e5078511ac52b7..dbe01392b436d03ef58733a59f60c3021bac3e6b 100644 --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi @@ -3220,6 +3220,82 @@ opp-202000000 { }; }; + iris: video-codec@aa00000 { + compatible = "qcom,sm8550-iris"; + + reg = <0 0x0aa00000 0 0xf0000>; + interrupts = ; + + power-domains = <&videocc VIDEO_CC_MVS0C_GDSC>, + <&videocc VIDEO_CC_MVS0_GDSC>, + <&rpmhpd RPMHPD_MXC>, + <&rpmhpd RPMHPD_MMCX>; + power-domain-names = "venus", "vcodec0", "mxc", "mmcx"; + operating-points-v2 = <&iris_opp_table>; + + clocks = <&gcc GCC_VIDEO_AXI0_CLK>, + <&videocc VIDEO_CC_MVS0C_CLK>, + <&videocc VIDEO_CC_MVS0_CLK>; + clock-names = "iface", "core", "vcodec0_core"; + + interconnects = <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_VENUS_CFG QCOM_ICC_TAG_ACTIVE_ONLY>, + <&mmss_noc MASTER_VIDEO QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names = "cpu-cfg", "video-mem"; + + /* FW load region */ + memory-region = <&video_mem>; + + resets = <&gcc GCC_VIDEO_AXI0_CLK_ARES>; + reset-names = "bus"; + + iommus = <&apps_smmu 0x1940 0x0000>, + <&apps_smmu 0x1947 0x0000>; + dma-coherent; + + /* + * IRIS firmware is signed by vendors, only + * enable in boards where the proper signed firmware + * is available. + */ + status = "disabled"; + + iris_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-240000000 { + opp-hz = /bits/ 64 <240000000>; + required-opps = <&rpmhpd_opp_svs>, + <&rpmhpd_opp_low_svs>; + }; + + opp-338000000 { + opp-hz = /bits/ 64 <338000000>; + required-opps = <&rpmhpd_opp_svs>, + <&rpmhpd_opp_svs>; + }; + + opp-366000000 { + opp-hz = /bits/ 64 <366000000>; + required-opps = <&rpmhpd_opp_svs_l1>, + <&rpmhpd_opp_svs_l1>; + }; + + opp-444000000 { + opp-hz = /bits/ 64 <444000000>; + required-opps = <&rpmhpd_opp_turbo>, + <&rpmhpd_opp_turbo>; + }; + + opp-533333334 { + opp-hz = /bits/ 64 <533333334>; + required-opps = <&rpmhpd_opp_turbo_l1>, + <&rpmhpd_opp_turbo_l1>; + }; + }; + }; + videocc: clock-controller@aaf0000 { compatible = "qcom,sm8550-videocc"; reg = <0 0x0aaf0000 0 0x10000>;