From patchwork Fri Apr 25 09:29:52 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Wenbin Yao X-Patchwork-Id: 884602 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 58C182367BB; Fri, 25 Apr 2025 09:30:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745573412; cv=none; b=bYTrktN39NY39BbOyGy41yCNR2sYy3yltn+pHd7Co35ExrhH5Qw6RoDxx6I4NOE4T0ylqyfeZhCk9QiMdjEtnFnhoElNXp7qlB9mv9Dz//Jss92AIuYBKJTmF7Rsin42TcPaZPHlAD4PjM4jlTqQbP/qvggZTlaykEDexhen5Ds= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745573412; c=relaxed/simple; bh=FtMUst/sKqBZ4kcU+NXPA2kOVF4+wLduosgfI18moeQ=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=iyDgtSJjHWse6pK285qI79D00ZMZJuPh2CrH4KNuU9ggFMWScAL/ntS+8lWOjV/iNLOxEeWnHCdFzatjNIhIyfBUllZm3AMpDz4W0fbB3kXPyNHjnGb9ewDs6z+8y+Z2xlJ9D93qqr+2LJLzycicznI9DNT3ObzUyYfJ0MipN5Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=Cn3OYWLb; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="Cn3OYWLb" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53P8TN7a015932; Fri, 25 Apr 2025 09:30:03 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=F8R5L9aakpm 2jVBnWr557mhK6/T+rfwUGBzGcgDrYr4=; b=Cn3OYWLbzlZq3yU8ptl3DCFO8fN apv9OdPBoLz6629U4ojzPbrNDuxXyHXGUKv1X25AdURWavEnjdGlFfiJbFVqAU6X plz3vZSnhydeg+xWCvXu1MKzsRME+xuyT0aFUkrKB4Db5za2yhZMIqmqRT5V3uQD 1Q3EfZYgijFKOmxemhtRmvI971M7BkEhVk/l/eFl34RRXlQhzUjdmC6xF0V6LbRH 8GxBACX5o87KulvCPtKFSSxmUPJI2PnGYm66A8pM+aV6P+/L5ERrOAiElWeIUDlW zvkUTje14+sJRKw8cSBpDWreBQu4q+ReEs0dFrqTmk4oF8hhpgcqjpTARnw== Received: from aptaippmta01.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com [103.229.16.4]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 466jh3gg5y-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 25 Apr 2025 09:30:03 +0000 (GMT) Received: from pps.filterd (APTAIPPMTA01.qualcomm.com [127.0.0.1]) by APTAIPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 53P9U1VL022154; Fri, 25 Apr 2025 09:30:01 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APTAIPPMTA01.qualcomm.com (PPS) with ESMTPS id 4644wnf738-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 25 Apr 2025 09:30:01 +0000 Received: from APTAIPPMTA01.qualcomm.com (APTAIPPMTA01.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 53P9U13R022151; Fri, 25 Apr 2025 09:30:01 GMT Received: from cbsp-sh-gv.ap.qualcomm.com (CBSP-SH-gv.ap.qualcomm.com [10.231.249.68]) by APTAIPPMTA01.qualcomm.com (PPS) with ESMTPS id 53P9U1gv022143 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 25 Apr 2025 09:30:01 +0000 Received: by cbsp-sh-gv.ap.qualcomm.com (Postfix, from userid 4635958) id 1D44340D6C; Fri, 25 Apr 2025 17:30:00 +0800 (CST) From: Wenbin Yao To: catalin.marinas@arm.com, will@kernel.org, linux-arm-kernel@lists.infradead.org, andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: krishna.chundru@oss.qualcomm.com, quic_vbadigan@quicinc.com, quic_mrana@quicinc.com, quic_cang@quicinc.com, quic_qianyu@quicinc.com, quic_wenbyao@quicinc.com Subject: [PATCH v2 1/4] arm64: Kconfig: enable PCI Power Control Slot driver for QCOM Date: Fri, 25 Apr 2025 17:29:52 +0800 Message-Id: <20250425092955.4099677-2-quic_wenbyao@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250425092955.4099677-1-quic_wenbyao@quicinc.com> References: <20250425092955.4099677-1-quic_wenbyao@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNDI1MDA2OCBTYWx0ZWRfXwxM3kTIXWh/C pZ8bDy+xaFkp8PyRnnJRULeL2URuXLLm1KnBd3F2MGL4lzBnleJRwBaU532LpDk2TLmpOaih2cL sb7pOitoG586881A0TIblmjPScpsZEId+O1QnyyF7RAsKg6TYupwxxjQojol9Mq2axzcdmBzN9H LhpM9j21DdJRPQjWhuh5XW+edydyWBa413u55fzLUGrarxSC417jv1ug/Tor67k1G4tg1hLUizE yZ+Z45h03iHNXKctG6MQbArmTwwytUA1QhFgh5bmxtroFc3up+eImWgX3agFhgiFxeQWdxqZn1d JIO/iR4+90JiPzc+F8j0jtFrzXnDU+rMEhS+aXFZMVkg1xcV2qKLXr+IaYeW9sRIpcpuYARkskX bfNKze3iIGLQyEJ+7nb65tRQ+/5vHy3bdmHV3Uj29cWJKoyqoGnVoO6Kp8V7NfDRZ0xTEfyJ X-Authority-Analysis: v=2.4 cv=bs1MBFai c=1 sm=1 tr=0 ts=680b561b cx=c_pps a=nuhDOHQX5FNHPW3J6Bj6AA==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=XR8D0OoHHMoA:10 a=COk6AnOGAAAA:8 a=8J9pHfFvgnT8GwhQ4KkA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: B6VPWns6vBRazbkQyXJZmCekCoKGNGIK X-Proofpoint-GUID: B6VPWns6vBRazbkQyXJZmCekCoKGNGIK X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-04-25_02,2025-04-24_02,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 priorityscore=1501 suspectscore=0 mlxlogscore=798 mlxscore=0 phishscore=0 lowpriorityscore=0 bulkscore=0 spamscore=0 impostorscore=0 malwarescore=0 clxscore=1015 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2504250068 From: Qiang Yu Enable the pwrctrl driver, which is utilized to manage the power supplies of the devices connected to the PCI slots. This ensures that the voltage rails of the standard PCI slots on some platforms eg. X1E80100-QCP can be correctly turned on/off if they are described under PCIe port device tree node. Signed-off-by: Qiang Yu Signed-off-by: Wenbin Yao --- arch/arm64/Kconfig.platforms | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/Kconfig.platforms b/arch/arm64/Kconfig.platforms index 8b76821f1..14d2742c8 100644 --- a/arch/arm64/Kconfig.platforms +++ b/arch/arm64/Kconfig.platforms @@ -270,6 +270,7 @@ config ARCH_QCOM select GPIOLIB select PINCTRL select HAVE_PWRCTL if PCI + select PCI_PWRCTL_SLOT if PCI help This enables support for the ARMv8 based Qualcomm chipsets. From patchwork Fri Apr 25 09:29:53 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Wenbin Yao X-Patchwork-Id: 884903 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C69C522ACF7; Fri, 25 Apr 2025 09:30:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745573413; cv=none; b=BxXmM+TVCG5kNYnzeBhxin1ALPDxGsdYxrasbtUDQncl/7rABT2saHwM0NHJ4g8l8EgvZr1fx3q+QxfnS8sHscyAczNqojLdePuAMEVG/pN1gj11PrDUuRMAhCv72V4udPvcYxJlkKbPqjIh4tTDmZaN6yqmceQwl89YLHNvrfQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745573413; c=relaxed/simple; bh=XdX1zdxnOlKi1GAFdfPNJjwetb3NnSOz6sgyFNxDk8Q=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=JSWgk460HY6ezq5bud20iVSZqKQXfHjimPFNLT1+eTLq0sKhTcLioVJn2zVcgGrgaFwxmpQCrn3jBV41D9s4k+mpR9JUNaR9sXW6QQI4x4Rbrf4c5FTXRVlRxOz+gZlrSfwE/iDa5heG9OgLLfxfKRRu9Bra+LdBmXcOC70Pceo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=nYVJhNhM; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="nYVJhNhM" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53P8TSl5023834; Fri, 25 Apr 2025 09:30:05 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=p5JfYp96lWL lVf5fAStHH5hlJ//K0yKw4fXIIktZojM=; b=nYVJhNhMDG/IfRIbnKzDJ0CXAG0 c8mp5zi1hBQdthbe9NoRzisYWb8u5RxJlB4/neT8hYcCn4/S9xAXyPG9j+Eyq6Si eAUj6jfVMxpAK18dtN+8jJJYeW/gqxmU6iSitOwSFWcBEnzLn6QHzfyOuXIJ525l F8HPYU4X5niIFUckeGILfIzXlwhoOGaAaU3hxw4TkLQlwzZBhRjlHG+vlgcS70I5 4VvVXYta8ZwKfmmkyXDqIENLRLoYhUZd8/oRWUuhXtda7WSjK6+znObyhFvM7KsJ O2W0oDkboJtXUsMkYuRq2wZ/jG/7gO+y9saKCH67xQki4FbayhStGEwP4hw== Received: from aptaippmta01.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com [103.229.16.4]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 466jh0gk4u-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 25 Apr 2025 09:30:05 +0000 (GMT) Received: from pps.filterd (APTAIPPMTA01.qualcomm.com [127.0.0.1]) by APTAIPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 53P9U3II022399; Fri, 25 Apr 2025 09:30:03 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APTAIPPMTA01.qualcomm.com (PPS) with ESMTPS id 4644wnf74w-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 25 Apr 2025 09:30:02 +0000 Received: from APTAIPPMTA01.qualcomm.com (APTAIPPMTA01.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 53P9U2J2022382; Fri, 25 Apr 2025 09:30:02 GMT Received: from cbsp-sh-gv.ap.qualcomm.com (CBSP-SH-gv.ap.qualcomm.com [10.231.249.68]) by APTAIPPMTA01.qualcomm.com (PPS) with ESMTPS id 53P9U2cV022340 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 25 Apr 2025 09:30:02 +0000 Received: by cbsp-sh-gv.ap.qualcomm.com (Postfix, from userid 4635958) id BFDB940D6C; Fri, 25 Apr 2025 17:30:01 +0800 (CST) From: Wenbin Yao To: catalin.marinas@arm.com, will@kernel.org, linux-arm-kernel@lists.infradead.org, andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: krishna.chundru@oss.qualcomm.com, quic_vbadigan@quicinc.com, quic_mrana@quicinc.com, quic_cang@quicinc.com, quic_qianyu@quicinc.com, quic_wenbyao@quicinc.com Subject: [PATCH v2 2/4] arm64: dts: qcom: x1e80100: add bus topology for PCIe domain 3 Date: Fri, 25 Apr 2025 17:29:53 +0800 Message-Id: <20250425092955.4099677-3-quic_wenbyao@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250425092955.4099677-1-quic_wenbyao@quicinc.com> References: <20250425092955.4099677-1-quic_wenbyao@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: vGvPLv_TKGRJ6NWrot7MvOLX2n52X4zv X-Proofpoint-ORIG-GUID: vGvPLv_TKGRJ6NWrot7MvOLX2n52X4zv X-Authority-Analysis: v=2.4 cv=Fv0F/3rq c=1 sm=1 tr=0 ts=680b561d cx=c_pps a=nuhDOHQX5FNHPW3J6Bj6AA==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=XR8D0OoHHMoA:10 a=COk6AnOGAAAA:8 a=R2ixBC5xtkv2JAc71vkA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNDI1MDA2OCBTYWx0ZWRfX2H0LK2Symofh qwJToJw5U6YDBRh0Ax6LUEIA4OaE8w0wBsjU0ngSjkV8ZtkhVmWKD56SVItMolA+NfE6+9/CwBP aMFXPnmS+kjwG9lxNqYRfEehrzPGXN0DHhc/algH5pHpD5sfS69EEDUqsgFFzWuvzo1s9y5I/fM 3S2m8DOleDZv1TqR5QQUSlQlTUE3YAPqFeGv5i/uK1vCwiqq6KjY8n8HCfyIhgvWkfkrABW5eue elwYZ70hzZSsGylcNkq8HCObUVrX5pdhlwfZn4CzEjkn5lwXPlj2EQK4mGs7p/7B3HoerztnK/1 vYv+8Z6wI3824qLK1nx+ar9fowwfKmHaFtVMiwEs0qOYnWTjBcM2TmJlJvFP0CBfraBFqg84NB/ ER+HgO9j2nNoWd1XL0tSU4de4/aoexgzwuQwVAAGp59tS5SKLC8UWivG2nPpJoZwaJsiwwz0 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-04-25_02,2025-04-24_02,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 mlxscore=0 malwarescore=0 mlxlogscore=948 priorityscore=1501 suspectscore=0 adultscore=0 bulkscore=0 clxscore=1015 spamscore=0 lowpriorityscore=0 phishscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2504250068 From: Qiang Yu Add pcie3port node to represent the PCIe bridge of PCIe3 so that PCI slot voltage rails can be described under this node in the board's dts. Signed-off-by: Qiang Yu Signed-off-by: Wenbin Yao --- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/qcom/x1e80100.dtsi index 46b79fce9..430f9d567 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -3287,6 +3287,17 @@ opp-128000000 { opp-peak-kBps = <15753000 1>; }; }; + + pcie3port: pcie@0 { + device_type = "pci"; + compatible = "pciclass,0604"; + reg = <0x0 0x0 0x0 0x0 0x0>; + bus-range = <0x01 0xff>; + + #address-cells = <3>; + #size-cells = <2>; + ranges; + }; }; pcie3_phy: phy@1be0000 { From patchwork Fri Apr 25 09:29:54 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Wenbin Yao X-Patchwork-Id: 884902 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 791B0237176; Fri, 25 Apr 2025 09:30:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745573415; cv=none; b=bsvIXlnBgn5Rpfh3Uj8GtSURsxlRuewWNvwJJVMj/FJkRJeuS7pESBpGT5fFFvplPnKC0Z5WRd0qAOHjfzkyUUaIXk0w7n8A173esNe383pjwkOkGXjevO6IJSuBol4OuOFet2f8rO42813RzD+vjplBXtjQyuU2bb1YuG+C9Ts= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745573415; c=relaxed/simple; bh=woDzx5zxOJ91nAz2HorZ4x2U1g8HHVL9AeJtqJLPSNM=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Do98MBjNOGFOtOoVTcfI5cUlI+ud2BN7AF8Q4rr+ELUNxpBXj/VB7YKZdopj0GM6NDuISoaxPmcIAMXDwHFhWCveQRNFRhSMamGGOqcMshG0m4IqauAFqjjARa5Pt2qEoK5eZVUdASG7mm/hZF2zmcfCm4jv/Uy/PZ8MmZmK0OU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=QCjBR+Ed; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="QCjBR+Ed" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53P8Tdc7020789; Fri, 25 Apr 2025 09:30:07 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=JPXT1K5Kdaq 3CFPgWiaC7g/TD7pK6CpjU9W+N+WGE6I=; b=QCjBR+EdotyLvFjvkBY/xh7NBpN yjiVg/9PwRdmTilmvH1XSs9610NYjYxAd6QVgUTSZ5UAxCaKYWvM2/mOUfcRWKO3 Qaltf6Jsvu4/TyOTfocT3fmvYikEzvVkvKLAq5GOsqg3/RllmickHuu07QTTUI9P zXViTYQ79IAZenfD29QE6TvAAvDaGbgBZ5pAfkRYEjNv1jPLuVZJTEc7qAuzWvVA Nc795X49ajTsmW6+JhecqJFK9AdxVi06DuEbd8GM8OeSrHc6r5QyAjwGaLpOFvPD Rn2vXxLT8kBE6UyrBqdPJtLD1YpPg5/QuFTbBNAGy0gqupvQPy23PVSSczA== Received: from aptaippmta01.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com [103.229.16.4]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 466jh2ggq9-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 25 Apr 2025 09:30:07 +0000 (GMT) Received: from pps.filterd (APTAIPPMTA01.qualcomm.com [127.0.0.1]) by APTAIPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 53P9U58e022434; Fri, 25 Apr 2025 09:30:05 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APTAIPPMTA01.qualcomm.com (PPS) with ESMTPS id 4644wnf75d-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 25 Apr 2025 09:30:05 +0000 Received: from APTAIPPMTA01.qualcomm.com (APTAIPPMTA01.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 53P9U4Gr022421; Fri, 25 Apr 2025 09:30:04 GMT Received: from cbsp-sh-gv.ap.qualcomm.com (CBSP-SH-gv.ap.qualcomm.com [10.231.249.68]) by APTAIPPMTA01.qualcomm.com (PPS) with ESMTPS id 53P9U4mC022416 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 25 Apr 2025 09:30:04 +0000 Received: by cbsp-sh-gv.ap.qualcomm.com (Postfix, from userid 4635958) id 68C0940D6C; Fri, 25 Apr 2025 17:30:03 +0800 (CST) From: Wenbin Yao To: catalin.marinas@arm.com, will@kernel.org, linux-arm-kernel@lists.infradead.org, andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: krishna.chundru@oss.qualcomm.com, quic_vbadigan@quicinc.com, quic_mrana@quicinc.com, quic_cang@quicinc.com, quic_qianyu@quicinc.com, quic_wenbyao@quicinc.com Subject: [PATCH v2 3/4] arm64: dts: qcom: x1e80100-qcp: enable pcie3 x8 slot for X1E80100-QCP Date: Fri, 25 Apr 2025 17:29:54 +0800 Message-Id: <20250425092955.4099677-4-quic_wenbyao@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250425092955.4099677-1-quic_wenbyao@quicinc.com> References: <20250425092955.4099677-1-quic_wenbyao@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: LgBMxYNxMMDvEmev9qRNlTRGtDCEJv7Y X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNDI1MDA2OCBTYWx0ZWRfX579sWbtqjajN G0yid1pj6Polt7HhydlGmzx88b4FFmVphUM4USGVsvWz2L/5MhLZJF6/m8gNJrVdjaiLEOcH5S7 MRwA1LmT5OBzdgLoAMSqVrj987kqHdsGZmQLyAwqsic0hxPFFw3ef7rgXy4FBngWV21dNiw47fS D2rPZLKTnsptFOMi289B+3yoPVNnYVZEVohcG9EBjxM2vr77QyCnIrnak7uDTNxIeecRCnTN1Ae 5Qgt1Y6/bOER5rIowY1kDK9D8T5tzcHXfusVT/M3S/h58K/fhM7q3ljUyxQBHaZMUJ+RDRMJmf9 SkCrTQDEyI2lhIt/tHaq+0FdvBImpmf1dSGGwL3YaPnoN2qfQt2buFnvE7mc1rtU2xTA/+kJxxl 8WMFxYbD0YqGisodYVpoVxon0yZ+VhyoVoh0NckCbyYSXN0OHUm/cB7lRynQZsVFeVedZ933 X-Authority-Analysis: v=2.4 cv=Tu/mhCXh c=1 sm=1 tr=0 ts=680b561f cx=c_pps a=nuhDOHQX5FNHPW3J6Bj6AA==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=XR8D0OoHHMoA:10 a=COk6AnOGAAAA:8 a=uqfcqhS-80NqSzA78J4A:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: LgBMxYNxMMDvEmev9qRNlTRGtDCEJv7Y X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-04-25_02,2025-04-24_02,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 malwarescore=0 suspectscore=0 spamscore=0 clxscore=1015 lowpriorityscore=0 impostorscore=0 adultscore=0 phishscore=0 mlxlogscore=897 bulkscore=0 mlxscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2504250068 From: Qiang Yu Add perst, wake and clkreq sideband signals and required regulators in PCIe3 controller and PHY device tree node. Describe the voltage rails of the x8 PCI slots for PCIe3 port. Signed-off-by: Qiang Yu Signed-off-by: Wenbin Yao --- arch/arm64/boot/dts/qcom/x1e80100-qcp.dts | 118 ++++++++++++++++++++++ 1 file changed, 118 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts b/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts index 470c4f826..88dfd2199 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts @@ -318,6 +318,48 @@ vreg_wcn_3p3: regulator-wcn-3p3 { regulator-boot-on; }; + vreg_pcie_12v: regulator-pcie-12v { + compatible = "regulator-fixed"; + + regulator-name = "VREG_PCIE_12V"; + regulator-min-microvolt = <12000000>; + regulator-max-microvolt = <12000000>; + + gpio = <&pm8550ve_8_gpios 8 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-names = "default"; + pinctrl-0 = <&pcie_x8_12v>; + }; + + vreg_pcie_3v3_aux: regulator-pcie-3v3-aux { + compatible = "regulator-fixed"; + + regulator-name = "VREG_PCIE_3P3_AUX"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + + gpio = <&pmc8380_3_gpios 8 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-names = "default"; + pinctrl-0 = <&pm_sde7_aux_3p3_en>; + }; + + vreg_pcie_3v3: regulator-pcie-3v3 { + compatible = "regulator-fixed"; + + regulator-name = "VREG_PCIE_3P3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + + gpio = <&pmc8380_3_gpios 6 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-names = "default"; + pinctrl-0 = <&pm_sde7_main_3p3_en>; +}; + usb-1-ss0-sbu-mux { compatible = "onnn,fsusb42", "gpio-sbu-mux"; @@ -909,6 +951,59 @@ &mdss_dp3_phy { status = "okay"; }; +&pm8550ve_8_gpios { + pcie_x8_12v: pcie-12v-default-state { + pins = "gpio8"; + function = "normal"; + output-enable; + output-high; + bias-pull-down; + power-source = <0>; + }; +}; + +&pmc8380_3_gpios { + pm_sde7_aux_3p3_en: pcie-aux-3p3-default-state { + pins = "gpio8"; + function = "normal"; + output-enable; + output-high; + bias-pull-down; + power-source = <0>; + }; + + pm_sde7_main_3p3_en: pcie-main-3p3-default-state { + pins = "gpio6"; + function = "normal"; + output-enable; + output-high; + bias-pull-down; + power-source = <0>; + }; +}; + +&pcie3 { + pinctrl-names = "default"; + pinctrl-0 = <&pcie3_default>; + perst-gpios = <&tlmm 143 GPIO_ACTIVE_LOW>; + wake-gpios = <&tlmm 145 GPIO_ACTIVE_LOW>; + + status = "okay"; +}; + +&pcie3_phy { + vdda-phy-supply = <&vreg_l3c_0p8>; + vdda-pll-supply = <&vreg_l3e_1p2>; + + status = "okay"; +}; + +&pcie3port { + vpcie12v-supply = <&vreg_pcie_12v>; + vpcie3v3-supply = <&vreg_pcie_3v3>; + vpcie3v3aux-supply = <&vreg_pcie_3v3_aux>; +}; + &pcie4 { perst-gpios = <&tlmm 146 GPIO_ACTIVE_LOW>; wake-gpios = <&tlmm 148 GPIO_ACTIVE_LOW>; @@ -1120,6 +1215,29 @@ nvme_reg_en: nvme-reg-en-state { bias-disable; }; + pcie3_default: pcie3-default-state { + clkreq-n-pins { + pins = "gpio144"; + function = "pcie3_clk"; + drive-strength = <2>; + bias-pull-up; + }; + + perst-n-pins { + pins = "gpio143"; + function = "gpio"; + drive-strength = <2>; + bias-pull-down; + }; + + wake-n-pins { + pins = "gpio145"; + function = "gpio"; + drive-strength = <2>; + bias-pull-up; + }; + }; + pcie4_default: pcie4-default-state { clkreq-n-pins { pins = "gpio147"; From patchwork Fri Apr 25 09:29:55 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Wenbin Yao X-Patchwork-Id: 884600 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4FA5323C8A3; Fri, 25 Apr 2025 09:30:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745573417; cv=none; b=Ielr7/m9cTetY4M/QOEP80/QhM1yrU87d9V6PlWjdBzFWsXtHSOXPNWI0fi9/RIDJ9hW4x8dtm/VxK5S4A94vtzJEsPRsM0N3rWihPPNXnOJ+4g4BsFZUgzdX+IZsTGCpnyUGulZGJ+tAOqprX+1LsJSoQxUa2KK0CXTTer74xE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745573417; c=relaxed/simple; bh=ste7Fc5oKfX+ZjQjOKPFURRxNnqXr6gYItPFMZtS0Z0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=LGZcrEVcmDuCGcAUikAlNxO5PmI8d4+lEPRuNHmg2JayhNvMJuYMqY0resHkFNL9XSWBF0RXMP+QgL0UFnP+ggBLIz9xq3vuUy12quKWf85g9tKZe+Y/eXT6Zvww3spLTkaEE20cKSDs1q5T9RzoP1X0y8fDeF+z50AFXbmN6Xg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=BudrOJat; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="BudrOJat" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53P8T8ZQ015508; Fri, 25 Apr 2025 09:30:08 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=CzkmqC+WLm1 vrlbf2jTj168oIwfL1CCLWC31NbkXyhA=; b=BudrOJatB8RNqLEFiCFF0VuND4s 4J0IwqGsXgm90IY/kVEcVPEBasw7MXGVVQyXPkI3Is2Om+GNnWM9/xRHSAfycxq1 SAkd3gLgDL8QgOYPQYn3YerMwhzw5ZaR4DVLxEPZzRVZQQAYfj0udMJJmeLlAI4R 66mJ588SJV5GR0Yx5CT/74DRGBUu24Gj2+I1CNdRK4rL51hYqHRU/Tems2tD/ALf s39XQInmcJj7vNebBpX9jL6nZGQKC9YvH4PTEFNV3X3UoD/cLi/gvqyuDYLVYtM1 BaGpWVk5W2D8EI/bl54btuKVHYkJilcV21lhoYRXbyO75NHnG1lfmHL8KDw== Received: from aptaippmta01.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com [103.229.16.4]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 466jh3gdyq-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 25 Apr 2025 09:30:08 +0000 (GMT) Received: from pps.filterd (APTAIPPMTA01.qualcomm.com [127.0.0.1]) by APTAIPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 53P9U2Vc022398; Fri, 25 Apr 2025 09:30:06 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APTAIPPMTA01.qualcomm.com (PPS) with ESMTPS id 4644wnf75s-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 25 Apr 2025 09:30:06 +0000 Received: from APTAIPPMTA01.qualcomm.com (APTAIPPMTA01.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 53P9U62l022446; Fri, 25 Apr 2025 09:30:06 GMT Received: from cbsp-sh-gv.ap.qualcomm.com (CBSP-SH-gv.ap.qualcomm.com [10.231.249.68]) by APTAIPPMTA01.qualcomm.com (PPS) with ESMTPS id 53P9U5XB022442 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 25 Apr 2025 09:30:06 +0000 Received: by cbsp-sh-gv.ap.qualcomm.com (Postfix, from userid 4635958) id ECAA040D72; Fri, 25 Apr 2025 17:30:04 +0800 (CST) From: Wenbin Yao To: catalin.marinas@arm.com, will@kernel.org, linux-arm-kernel@lists.infradead.org, andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: krishna.chundru@oss.qualcomm.com, quic_vbadigan@quicinc.com, quic_mrana@quicinc.com, quic_cang@quicinc.com, quic_qianyu@quicinc.com, quic_wenbyao@quicinc.com Subject: [PATCH v2 4/4] arm64: dts: qcom: x1e80100-qcp: Add qref supply for PCIe PHYs Date: Fri, 25 Apr 2025 17:29:55 +0800 Message-Id: <20250425092955.4099677-5-quic_wenbyao@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250425092955.4099677-1-quic_wenbyao@quicinc.com> References: <20250425092955.4099677-1-quic_wenbyao@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: ALFYs74D6CbD8NMaewXD5DNcPP3R-3jy X-Proofpoint-GUID: ALFYs74D6CbD8NMaewXD5DNcPP3R-3jy X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNDI1MDA2OCBTYWx0ZWRfX2d40eRStsULl C5CldPbn7DfkLfLYxzVNqBXxebmhks0NcEwZntbYMTnjdUt6lqkdFoHLy1A9a8taYNuVTRBSkYj eoNZzvwiQAEGpydVmWn62oTwvBlLif35Cc6ePbX8SkPdiMTyO027AZJM0gAJexLo2w26OllgzZ+ tGBXCxcej35v4Y5v49ryCQ6ieuri7hnBMMmBwPhEO1dSToLKHjz7Lym2WXGLNB94wWwKFRCg7W7 mcVrkVjss4K0+iLIiCltoM/yv8ovi/f6GrKaL0Qs57coAjk9JgYPZjIaWZUmN6nRJMnHuQSNKyz PxhqNrvf7Vipnfl9aMHyb+ahyoKXFIiA13F70r6nYpXLbGkq2zw+HnoT+/ufn7ZALAQqqRpdFbd sJWJcLDjBNJNIzeuy3r6WJ2elYgEq71mytanVSLe56JNhqhMAorrl0iTSv/LeZ+j013SKp6k X-Authority-Analysis: v=2.4 cv=Mepsu4/f c=1 sm=1 tr=0 ts=680b5620 cx=c_pps a=nuhDOHQX5FNHPW3J6Bj6AA==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=XR8D0OoHHMoA:10 a=COk6AnOGAAAA:8 a=OjqB7RjhM8taGROUhtwA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-04-25_02,2025-04-24_02,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 phishscore=0 adultscore=0 lowpriorityscore=0 spamscore=0 bulkscore=0 malwarescore=0 priorityscore=1501 mlxscore=0 impostorscore=0 clxscore=1015 mlxlogscore=920 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2504250068 From: Qiang Yu All PCIe PHYs on X1E80100 require vdda-qref power supplies, but this is missing in the current PHY device tree node. The PCIe port can still function because the regulator L3J, which vdda-qref consumes, is voted by other components. Since the device tree should accurately describe the hardware, add the vdda-qref power supply explicitly in all PCIe PHY device nodes. Signed-off-by: Qiang Yu Signed-off-by: Wenbin Yao --- arch/arm64/boot/dts/qcom/x1e80100-qcp.dts | 3 +++ 1 file changed, 3 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts b/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts index 88dfd2199..10f2ac70e 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts @@ -994,6 +994,7 @@ &pcie3 { &pcie3_phy { vdda-phy-supply = <&vreg_l3c_0p8>; vdda-pll-supply = <&vreg_l3e_1p2>; + vdda-qref-supply = <&vreg_l3j_0p8>; status = "okay"; }; @@ -1017,6 +1018,7 @@ &pcie4 { &pcie4_phy { vdda-phy-supply = <&vreg_l3i_0p8>; vdda-pll-supply = <&vreg_l3e_1p2>; + vdda-qref-supply = <&vreg_l3j_0p8>; status = "okay"; }; @@ -1053,6 +1055,7 @@ &pcie6a { &pcie6a_phy { vdda-phy-supply = <&vreg_l1d_0p8>; vdda-pll-supply = <&vreg_l2j_1p2>; + vdda-qref-supply = <&vreg_l3j_0p8>; status = "okay"; };