From patchwork Wed Oct 11 09:25:12 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Marek Szyprowski X-Patchwork-Id: 115530 Delivered-To: patch@linaro.org Received: by 10.140.22.163 with SMTP id 32csp531648qgn; Wed, 11 Oct 2017 02:25:34 -0700 (PDT) X-Google-Smtp-Source: AOwi7QBLeXE/VWEIwvYvEz9PxF9xhalAdT/LOZvmEa5kndD5ICtwWMfXcn6dxEy1I442rV2P6tpi X-Received: by 10.84.253.144 with SMTP id a16mr5825556plm.177.1507713934667; Wed, 11 Oct 2017 02:25:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1507713934; cv=none; d=google.com; s=arc-20160816; b=Hj3gReUCwuFvRFL+gndDvCX2JbvEOPVuIM4yPkNNZtEApsY1kaWoWiwo2N7zU4SZQ+ rdq/kf8F5gTyuD0erAMTtYkCDggbtjETd8/0gV1TD10NufxLKyhJg+YvhwxjycXRAzu7 gGX91JCq/+3Ucyu1QJvAz6QO7mmgY6hS6NaYqpHOKqFuNR8jQnR0LiofnoLnDR3GOBv6 o3sCqsVbeLFbJLIKH46+pWuPiqebJboqAy8Bp5M5EVdExwFNKJ+IdZmavJQXGL7kOZ52 jn7XWFEa2iPz/GkMnRLw+6f5jimyW5ZwOVhp6VYA1njpg4i1cVDXrHWTv3TwsexOMBe5 S3Rw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:cms-type:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=SDI04O4ucXV+Tr0yakm8XyrK4IIL07aL7fuA9nSSOEA=; b=a6dqf3x+1Eud1BEGGxQIhPfzYe6i8+Ir61csetCWOmJocdayV2MZz37gKinn9UUuPu HSo7/JS9TiSEHlL0wd7mAg0tW2CACqFFXJATJqdKqT7hN6bBDMnMOcnqnKfY3777F8fJ wtHJLIfeYf6SL1AT2CN9CtIdm+0yAVcbO6JXdzcM47SwdX8McJ6NCiBHC9ELFeMb8Hti nzv57bH6wJI2mli9RWe68c0gTdOailnfVXIvXDBxwH/qMwfk8bJ7Rq34LYFFjhqsRWkI aDQWPBTtwNo2YW47srd+r5fHC+T9xNPcZbJQAsK+OoADbBoyHGE0S1yYxNT8vXJHOpwy qEWg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=samsung.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u18si6011954pfk.328.2017.10.11.02.25.34; Wed, 11 Oct 2017 02:25:34 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=samsung.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753140AbdJKJZc (ORCPT + 6 others); Wed, 11 Oct 2017 05:25:32 -0400 Received: from mailout1.w1.samsung.com ([210.118.77.11]:47579 "EHLO mailout1.w1.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753179AbdJKJZZ (ORCPT ); Wed, 11 Oct 2017 05:25:25 -0400 Received: from eucas1p2.samsung.com (unknown [182.198.249.207]) by mailout1.w1.samsung.com (KnoxPortal) with ESMTP id 20171011092522euoutp017fb8ec664f49801e17c655629b015309~sedMQ6bM52585025850euoutp01u; Wed, 11 Oct 2017 09:25:22 +0000 (GMT) Received: from eusmges2.samsung.com (unknown [203.254.199.241]) by eucas1p1.samsung.com (KnoxPortal) with ESMTP id 20171011092521eucas1p1263557ea70ec74a5553350c0afa48ecd~sedLlFQAu2269422694eucas1p1m; Wed, 11 Oct 2017 09:25:21 +0000 (GMT) Received: from eucas1p2.samsung.com ( [182.198.249.207]) by eusmges2.samsung.com (EUCPMTA) with SMTP id 7F.A5.12907.183EDD95; Wed, 11 Oct 2017 10:25:21 +0100 (BST) Received: from eusmgms1.samsung.com (unknown [182.198.249.179]) by eucas1p1.samsung.com (KnoxPortal) with ESMTP id 20171011092521eucas1p12fa702013b7bdbb4f9250e9da3fda8a1~sedK6-Xle2268522685eucas1p1v; Wed, 11 Oct 2017 09:25:21 +0000 (GMT) X-AuditID: cbfec7f1-f793a6d00000326b-1b-59dde38142be Received: from eusync4.samsung.com ( [203.254.199.214]) by eusmgms1.samsung.com (EUCPMTA) with SMTP id EB.3B.18832.183EDD95; Wed, 11 Oct 2017 10:25:21 +0100 (BST) Received: from AMDC2765.digital.local ([106.116.147.25]) by eusync4.samsung.com (Oracle Communications Messaging Server 7.0.5.31.0 64bit (built May 5 2014)) with ESMTPA id <0OXN00BGOJI4PG80@eusync4.samsung.com>; Wed, 11 Oct 2017 10:25:21 +0100 (BST) From: Marek Szyprowski To: linux-clk@vger.kernel.org, linux-samsung-soc@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Chanwoo Choi , Inki Dae , Krzysztof Kozlowski , Bartlomiej Zolnierkiewicz , devicetree@vger.kernel.org Subject: [PATCH v3 2/5] clk: samsung: Add dt bindings for Exynos4412 ISP clock controller Date: Wed, 11 Oct 2017 11:25:12 +0200 Message-id: <20171011092515.1698-3-m.szyprowski@samsung.com> X-Mailer: git-send-email 2.14.2 In-reply-to: <20171011092515.1698-1-m.szyprowski@samsung.com> X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFtrHIsWRmVeSWpSXmKPExsWy7djP87qNj+9GGvyYrmWxccZ6VovrX56z Wsw/co7VYtL9CSwW589vYLf42HOP1WLG+X1MFmuP3GW3OPymndWB02PTqk42j74tqxg9Pm+S C2CO4rJJSc3JLEst0rdL4Mp4dOM8e8FXuYqXMy8xNjDek+xi5OSQEDCRmDV/EzuELSZx4d56 ti5GLg4hgaWMEkde9TJBOJ8ZJe6u3sUI07H8aysjRGIZo8TbxivMEE4Dk8SrX0eZQKrYBAwl ut52sYHYIgIOEp8/vQbrYBZYxCTR/GkiK0hCWCBa4vesc8wgNouAqsS2U+1gK3gFbCTWtb6F Wicv8X7BfTCbU8BW4tWLNrADJQQmsEk8n3yfCaLIRWLZmg2sELawxKvjW6A+kpHo7DgIVdPP KNHUqg1hz2CUOPeWF8K2ljh8/CJYL7MAn8SkbdOBDuIAivNKdLQJQZR4SJydu4EZwnaU6Hq/ AWy8kMAERokLt60nMEovYGRYxSiSWlqcm55abKRXnJhbXJqXrpecn7uJERirp/8d/7iD8f0J q0OMAhyMSjy8AtfvRAqxJpYVV+YeYpTgYFYS4T13426kEG9KYmVValF+fFFpTmrxIUZpDhYl cV7bqLZIIYH0xJLU7NTUgtQimCwTB6dUA+Mso7I93HMvd98wDZxRucSG8/GfTXleZ2b4+92x X6G7UkKrfMJKBztxE/1CK4mzSx6sFvOYsOBT+ZbmA3NdbZqmevtrf3h2LXnWXbUTR+5vtMmM uZ3ttkf11z7+JxIzOH59PXT0WUnQuV1n1H97d35k0pMK0Fohck+o8mDytQ9zTG8Zdm2U5elX YinOSDTUYi4qTgQAaKcddtECAAA= X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFprMLMWRmVeSWpSXmKPExsVy+t/xa7qNj+9GGsz4yWuxccZ6VovrX56z Wsw/co7VYtL9CSwW589vYLf42HOP1WLG+X1MFmuP3GW3OPymndWB02PTqk42j74tqxg9Pm+S C2CO4rJJSc3JLEst0rdL4Mp4dOM8e8FXuYqXMy8xNjDek+xi5OSQEDCRWP61lRHCFpO4cG89 G4gtJLCEUeLhRIMuRi4gu4lJYuWfDcwgCTYBQ4mut11gRSICDhKfP71mBCliFljGJPH4yjYW kISwQLTE3AlrwKayCKhKbDvVDmbzCthIrGt9C7VNXuL9gvtgNqeArcSrF21Qm20knm/bxjaB kXcBI8MqRpHU0uLc9NxiQ73ixNzi0rx0veT83E2MwKDaduzn5h2MlzYGH2IU4GBU4uEVuH4n Uog1say4MvcQowQHs5II77kbdyOFeFMSK6tSi/Lji0pzUosPMUpzsCiJ8/buWR0pJJCeWJKa nZpakFoEk2Xi4JRqYOw7pBBckdXTyCWgtaNN8+tzWdMtEgVLeyZF6l9eNiHPaJHUk+KGX8sV lRedt/+1O6Zm382P+yfs8HX+OHvn7BvpDkGHD95SW7ls6VE2/hibHTeCeyX9HnW32NRNSOB4 z3Te+DefZd//fTwbzy3jnpnA+0RUPbtiwtXNb2S0dI5OnqTLtceBi0+JpTgj0VCLuag4EQD4 EKB4JgIAAA== X-CMS-MailID: 20171011092521eucas1p12fa702013b7bdbb4f9250e9da3fda8a1 X-Msg-Generator: CA X-Sender-IP: 182.198.249.179 X-Local-Sender: =?utf-8?q?Marek_Szyprowski=1BSRPOL-Kernel_=28TP=29=1B?= =?utf-8?b?7IK87ISx7KCE7J6QG1NlbmlvciBTb2Z0d2FyZSBFbmdpbmVlcg==?= X-Global-Sender: =?utf-8?q?Marek_Szyprowski=1BSRPOL-Kernel_=28TP=29=1BSam?= =?utf-8?q?sung_Electronics=1BSenior_Software_Engineer?= X-Sender-Code: =?utf-8?q?C10=1BEHQ=1BC10CD02CD027392?= CMS-TYPE: 201P X-CMS-RootMailID: 20171011092521eucas1p12fa702013b7bdbb4f9250e9da3fda8a1 X-RootMTR: 20171011092521eucas1p12fa702013b7bdbb4f9250e9da3fda8a1 References: <20171011092515.1698-1-m.szyprowski@samsung.com> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Some registers for the Exynos 4412 ISP (Camera subsystem) clocks are located in the ISP power domain. Because those registers are also located in a different memory region than the main clock controller, support for them can be provided by a separate clock controller. Signed-off-by: Marek Szyprowski --- .../devicetree/bindings/clock/exynos4-clock.txt | 43 ++++++++++++++++++++++ include/dt-bindings/clock/exynos4.h | 35 ++++++++++++++++++ 2 files changed, 78 insertions(+) -- 2.14.2 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Acked-by: Rob Herring diff --git a/Documentation/devicetree/bindings/clock/exynos4-clock.txt b/Documentation/devicetree/bindings/clock/exynos4-clock.txt index f5a5b19ed3b2..bc61c952cb0b 100644 --- a/Documentation/devicetree/bindings/clock/exynos4-clock.txt +++ b/Documentation/devicetree/bindings/clock/exynos4-clock.txt @@ -41,3 +41,46 @@ Example 2: UART controller node that consumes the clock generated by the clock clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>; clock-names = "uart", "clk_uart_baud0"; }; + +Exynos4412 SoC contains some additional clocks for FIMC-ISP (Camera ISP) +subsystem. Registers for those clocks are located in the ISP power domain. +Because those registers are also located in a different memory region than +the main clock controller, a separate clock controller has to be defined for +handling them. + +Required Properties: + +- compatible: should be "samsung,exynos4412-isp-clock". + +- reg: physical base address of the ISP clock controller and length of memory + mapped region. + +- #clock-cells: should be 1. + +- clocks: list of the clock controller input clock identifiers, + from common clock bindings, should point to CLK_ACLK200 and + CLK_ACLK400_MCUISP clocks from the main clock controller. + +- clock-names: list of the clock controller input clock names, + as described in clock-bindings.txt, should be "aclk200" and + "aclk400_mcuisp". + +- power-domains: a phandle to ISP power domain node as described by + generic PM domain bindings. + +Example 3: The clock controllers bindings for Exynos4412 SoCs. + + clock: clock-controller@10030000 { + compatible = "samsung,exynos4412-clock"; + reg = <0x10030000 0x18000>; + #clock-cells = <1>; + }; + + isp_clock: clock-controller@10048000 { + compatible = "samsung,exynos4412-isp-clock"; + reg = <0x10048000 0x1000>; + #clock-cells = <1>; + power-domains = <&pd_isp>; + clocks = <&clock CLK_ACLK200>, <&clock CLK_ACLK400_MCUISP>; + clock-names = "aclk200", "aclk400_mcuisp"; + }; diff --git a/include/dt-bindings/clock/exynos4.h b/include/dt-bindings/clock/exynos4.h index c40111f36d5e..e9f9d400c322 100644 --- a/include/dt-bindings/clock/exynos4.h +++ b/include/dt-bindings/clock/exynos4.h @@ -272,4 +272,39 @@ /* must be greater than maximal clock id */ #define CLK_NR_CLKS 461 +/* Exynos4x12 ISP clocks */ +#define CLK_ISP_FIMC_ISP 1 +#define CLK_ISP_FIMC_DRC 2 +#define CLK_ISP_FIMC_FD 3 +#define CLK_ISP_FIMC_LITE0 4 +#define CLK_ISP_FIMC_LITE1 5 +#define CLK_ISP_MCUISP 6 +#define CLK_ISP_GICISP 7 +#define CLK_ISP_SMMU_ISP 8 +#define CLK_ISP_SMMU_DRC 9 +#define CLK_ISP_SMMU_FD 10 +#define CLK_ISP_SMMU_LITE0 11 +#define CLK_ISP_SMMU_LITE1 12 +#define CLK_ISP_PPMUISPMX 13 +#define CLK_ISP_PPMUISPX 14 +#define CLK_ISP_MCUCTL_ISP 15 +#define CLK_ISP_MPWM_ISP 16 +#define CLK_ISP_I2C0_ISP 17 +#define CLK_ISP_I2C1_ISP 18 +#define CLK_ISP_MTCADC_ISP 19 +#define CLK_ISP_PWM_ISP 20 +#define CLK_ISP_WDT_ISP 21 +#define CLK_ISP_UART_ISP 22 +#define CLK_ISP_ASYNCAXIM 23 +#define CLK_ISP_SMMU_ISPCX 24 +#define CLK_ISP_SPI0_ISP 25 +#define CLK_ISP_SPI1_ISP 26 + +#define CLK_ISP_DIV_ISP0 27 +#define CLK_ISP_DIV_ISP1 28 +#define CLK_ISP_DIV_MCUISP0 29 +#define CLK_ISP_DIV_MCUISP1 30 + +#define CLK_NR_ISP_CLKS 31 + #endif /* _DT_BINDINGS_CLOCK_EXYNOS_4_H */