From patchwork Wed Dec 9 02:08:17 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 340352 Delivered-To: patch@linaro.org Received: by 2002:a02:85a7:0:0:0:0:0 with SMTP id d36csp4211447jai; Tue, 8 Dec 2020 18:10:47 -0800 (PST) X-Google-Smtp-Source: ABdhPJyC57wCPTtsrDnhAW/qsECkhSc/GSGzOq+PxnUWyXrJnhhp28rWH9FU2Df1LYvKjy/CcXG9 X-Received: by 2002:a17:906:2581:: with SMTP id m1mr226372ejb.28.1607479847112; Tue, 08 Dec 2020 18:10:47 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1607479847; cv=none; d=google.com; s=arc-20160816; b=IEJ9U0vE9vAdBLIfvHrhdrfTdpBFwsSm7UMASY9DYI2H0Nxo6pnctYfw2kZMd//SoV e6HLJDcIOmneRE3XCQZDDH+IDbrtWUk1LBrWpaDZRoJ+V3qUe8kVeGjDW4chk9EeIFeX aXcMTXN6/L5GAxpueIkzfXlN8VK7bL8wQDtHqfVex1Zsxfm4ffTFFKeNgVN7sJqn/Hyk Veqj3oEz91JDRexlZYpdN3EZYcyaA1cvDRgwAr2I3+w8WWtFg4U/KebSc1Mgih37ppOQ X0Lkxkdskl8V+3CIPFinmdVl9/M3VSGXtTlQlfs6wItaF4+EHdJtFUDLdjOQejUWEHt/ sA8g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=KsToaui+c4tLuJA6o1UPV0Iqu/q3rNtPcLmVbxkIOGw=; b=l0Yyo0Div4QLZhFTBFvpTF0Sbuea8cQtR+aNti5pfHP9T7vkgrNixaM0yxCx9yodxS UJ+esekAXCRr62ofVpP9GhwIySQOJm9ER8MhD4aL17ZLo+/Kx9mj8wG9jVdE47ZdHeiV j/Z+BYD8AU0o8Th7JNkFB5LCwnZwH3xjtOYDWglSP7+3pjsceMkDnQdrROO2tDgwxxDB bMYNojLDwbyqXVU3gLagrZkfxC3Rg7URHVSPDRZgDJUF72HfSKmYIwIOkQrWQKUmcoZ/ W0TxoZn4uUA01WdvkrZqrOCTfxWEhE83BGS5gx2wBjjfNQfMuxJaFQaxRIJN+nQb0S2e /YLg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=RJ6lMMlQ; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id c95si74575edf.197.2020.12.08.18.10.46; Tue, 08 Dec 2020 18:10:47 -0800 (PST) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=RJ6lMMlQ; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726316AbgLICJU (ORCPT + 15 others); Tue, 8 Dec 2020 21:09:20 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35580 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725283AbgLICJR (ORCPT ); Tue, 8 Dec 2020 21:09:17 -0500 Received: from mail-pl1-x643.google.com (mail-pl1-x643.google.com [IPv6:2607:f8b0:4864:20::643]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 14230C0613CF for ; Tue, 8 Dec 2020 18:08:31 -0800 (PST) Received: by mail-pl1-x643.google.com with SMTP id y8so119287plp.8 for ; Tue, 08 Dec 2020 18:08:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=KsToaui+c4tLuJA6o1UPV0Iqu/q3rNtPcLmVbxkIOGw=; b=RJ6lMMlQN9Q0FB0pHRGZ64OYsdGDDdSVADApCttmcfF4htYVJMxmSAltyG/V8saCKc QZGbx/qM+zInZxM71xW/sodC3WFVd282yqUZ0AZFwoGVeI54E7D4RkLla/BLmi6wAzKX T9pQPPOiiqP60jUIFqzTuHr+qr3XldiH7LuIDlEOJ2J2u4f1utR2dzNrj7FMIhErpXiS X2TqHZs6xuGapmX4P8hKkYrpkATpftIHcnCdZUx4q2oQGUbQZffjtkecO/uC4L/bwS0Q W2Yq4uCnuV5i2w7yUu5nP45E/IL6UyDn6TQyhxpqV+PAVoDkCTwUnvx5fffUqvibou2P aGsw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=KsToaui+c4tLuJA6o1UPV0Iqu/q3rNtPcLmVbxkIOGw=; b=f+3bCq45TUyXF9JafwC7G/9oVvhs+bn2fEZ/fxxEazjGZ30/VQrQ+Nm/nm78YHhhWV piaZCP6bRunykqhCUb3Cqb6oxSlQdqjBSBri6oB99xC9KLKv0GpB+3i6jU6P5MmNHlna p4+htNFXN+3NvU0mHZb9XU6NQ929+nYbS5yFpRb9hfBaeg2ACWZYWzz6m0/mT1KaiB1R AVRhYSF4DGICvotigwHOTk/dTWcFvdbALqUbO1pDUev7+MXRP//GyuY/MRo6KdseOsvG WH6m1FjUnamyrrMjpft1xZnbH9A2xhhr6mJV2cs+f8saMqczakr2nu1Dx+EvR0w93D93 WmWA== X-Gm-Message-State: AOAM531oJToVv7d9tbWNCOCnXM8lmS/ds+DJUwVyT/rgxhl1ARaPqljN BLo7rKirNgXqCB3cmEbUsoWJ X-Received: by 2002:a17:90b:350b:: with SMTP id ls11mr82922pjb.193.1607479710395; Tue, 08 Dec 2020 18:08:30 -0800 (PST) Received: from localhost.localdomain ([103.59.133.81]) by smtp.gmail.com with ESMTPSA id az19sm89046pjb.24.2020.12.08.18.08.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 08 Dec 2020 18:08:29 -0800 (PST) From: Manivannan Sadhasivam X-Google-Original-From: Manivannan Sadhasivam To: lorenzo.pieralisi@arm.com Cc: agross@kernel.org, bjorn.andersson@linaro.org, svarbanov@mm-sol.com, bhelgaas@google.com, linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, mgautam@codeaurora.org, truong@codeaurora.org, Manivannan Sadhasivam , kernel test robot Subject: [PATCH] PCI: qcom: Fix using uninitialized smmu_sid_base variable Date: Wed, 9 Dec 2020 07:38:17 +0530 Message-Id: <20201209020817.12776-1-mani@kernel.org> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org smmu_sid_base should hold the base of SMMU SID extracted from the first entry of iommu-map. This value will be used to extract the successive SMMU SID values. Fix it by assigning the first SMMU SID base before for loop. Reported-by: kernel test robot Signed-off-by: Manivannan Sadhasivam --- drivers/pci/controller/dwc/pcie-qcom.c | 3 +++ 1 file changed, 3 insertions(+) -- 2.25.1 diff --git a/drivers/pci/controller/dwc/pcie-qcom.c b/drivers/pci/controller/dwc/pcie-qcom.c index 8ba3e6b29196..affa2713bf80 100644 --- a/drivers/pci/controller/dwc/pcie-qcom.c +++ b/drivers/pci/controller/dwc/pcie-qcom.c @@ -1297,6 +1297,9 @@ static int qcom_pcie_config_sid_sm8250(struct qcom_pcie *pcie) /* Registers need to be zero out first */ memset_io(bdf_to_sid_base, 0, CRC8_TABLE_SIZE * sizeof(u32)); + /* Extract the SMMU SID base from the first entry of iommu-map */ + smmu_sid_base = map[0].smmu_sid; + /* Look for an available entry to hold the mapping */ for (i = 0; i < nr_map; i++) { u16 bdf_be = cpu_to_be16(map[i].bdf);