From patchwork Thu Feb 15 17:20:50 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ard Biesheuvel X-Patchwork-Id: 128485 Delivered-To: patch@linaro.org Received: by 10.46.124.24 with SMTP id x24csp1984647ljc; Thu, 15 Feb 2018 09:21:13 -0800 (PST) X-Google-Smtp-Source: AH8x224Bp3iNULbCS3H5kkpfvHTqbyhsd5DZ8XS3wHzagoZaM+l6jpzD7X9NjEDV5slOSTTc0Hn7 X-Received: by 2002:a17:902:64d0:: with SMTP id y16-v6mr3169757pli.258.1518715273209; Thu, 15 Feb 2018 09:21:13 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518715273; cv=none; d=google.com; s=arc-20160816; b=NXqfAIjRg3VK4sVaPEsiB5w/yLYdnkWHHj+Wc51kC7qnAQS+5S7NRMYtjsvBRaWv+W VRaAEBZqUUdPt33qk4oW3AXRCMclnmPBFFe6fqfZI2X7Xh2cApTX8GnaxWJ/hH4Vi5w3 7b13giFDAfRn8lTKatibp1yA3ozTt8I/whL9+IZQEFpnYZl90Hq5rJxyTt/BKDrqG3dN OavQ8p+7V7wQueh2j95COcFUUTylGwpY2ZuP9Q8y5wD/PkMbgAKqn2B88pa9dtCLlACi 5PVZlPPwebPCk7vZYMy9hK+xr/HWhVvvAZDgC6BJfSQCzL/He3REiW7nWWiSCm2GmLac xjFg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version:cc :list-subscribe:list-help:list-post:list-archive:list-unsubscribe :list-id:precedence:subject:references:in-reply-to:message-id:date :to:from:dkim-signature:delivered-to:arc-authentication-results; bh=yxc9FE4HaibFqKTeyd3Vkd7jue3J4OLR3TVsWp+ztNk=; b=trqHmtQi9jiScOqaso/28DH99E4L4Fz4AmVkmXoDxB0l6BOcGVj+zPaYkF7O+Uy1ck 7c16hQFCJshYte2rVneIpnxm7rK5Wfuv33eHlR9cStiSzUCCdi+vyGTr7g6XIaGCR86M b9XZ8uIeOqokVqIVTr9ZGiHoIomLhbrK2Lv5/VQ0Jw1+ag+hUYfCfHhETs0VnwG3tf9t SUaZ+SzNghlIxx66r8hgEiNDD7R8Htm007KBEze4biVOSqyrDRhr7RS11o5+joGn4spK tCubE4ljXXBUu3B6BJCkfsEBOtwhSoyguMpwEYlG3GgHZk9BzhdtQ6cNAboAjebff/Z2 mhOQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=JcW74saZ; spf=pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from ml01.01.org (ml01.01.org. [2001:19d0:306:5::1]) by mx.google.com with ESMTPS id g67si9593957pgc.690.2018.02.15.09.21.12 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 15 Feb 2018 09:21:13 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) client-ip=2001:19d0:306:5::1; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=JcW74saZ; spf=pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from [127.0.0.1] (localhost [IPv6:::1]) by ml01.01.org (Postfix) with ESMTP id 59E0021CF1CF9; Thu, 15 Feb 2018 09:15:19 -0800 (PST) X-Original-To: edk2-devel@lists.01.org Delivered-To: edk2-devel@lists.01.org Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=2a00:1450:400c:c09::242; helo=mail-wm0-x242.google.com; envelope-from=ard.biesheuvel@linaro.org; receiver=edk2-devel@lists.01.org Received: from mail-wm0-x242.google.com (mail-wm0-x242.google.com [IPv6:2a00:1450:400c:c09::242]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 5D39C220F33DE for ; Thu, 15 Feb 2018 09:15:17 -0800 (PST) Received: by mail-wm0-x242.google.com with SMTP id v71so2233053wmv.2 for ; Thu, 15 Feb 2018 09:21:10 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=nCmKX7R3Xdev4YDatrRU+tbfhCl/A+i6fDJ5rTqKs34=; b=JcW74saZcS2bIItmmDqNLS+IRPrDSkgQ4QENPrea5AmzYTiq3wzkBRlVCWX0D/fXDn lZhfl3qtxkLlGhoJbeq9Am4POCqdKWiHpCDXsVOjRBZaMQoVIejQBmPWPNIW0LyPABVK 8BxaDnDkdB95qjfHTA22cdB2BuWxZVcDga9Lg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=nCmKX7R3Xdev4YDatrRU+tbfhCl/A+i6fDJ5rTqKs34=; b=D6ijt9lzRxV2qsjH8hpQ94x38FZ5bhgnuNs+c1ICRamFixag7JAevX+0PlLteOqAgA Ji3ACEr/odfmLS7VVD6L5MwamOZ2ThELdz50LqI6GlODEkFVm0BUtFVm9+5oODojNeti Rx6y6QLv2uR//jFji7Ld484BM3hFS21ZgKMGwZEhOAYaTdq7yvB1bfKDAVnvg15d8jIG Agf8v6ZKJrHPH6TB2e6Wzq5dwA4Hv8FIYu8ZasSw1Del1H0zXMr+TDdtozVk0rSt4n3J IhX0F84d+S6WApBSTGTtzoLQ27DB+dArIJgaoXmnU9AStSO6HDis54ZL+eLBn8nFIOgW R7OQ== X-Gm-Message-State: APf1xPAJc2X4k4uYwNc4BcXXRtoDi73/lhfIK6vEUMBBNW+t06dHBPOu kCTMJ9HG/g1y2RICG89QZKdsvletpJo= X-Received: by 10.28.45.151 with SMTP id t145mr2674175wmt.129.1518715268078; Thu, 15 Feb 2018 09:21:08 -0800 (PST) Received: from localhost.localdomain ([154.145.114.50]) by smtp.gmail.com with ESMTPSA id j125sm14142363wmd.19.2018.02.15.09.21.06 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 15 Feb 2018 09:21:07 -0800 (PST) From: Ard Biesheuvel To: edk2-devel@lists.01.org Date: Thu, 15 Feb 2018 17:20:50 +0000 Message-Id: <20180215172054.27452-2-ard.biesheuvel@linaro.org> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20180215172054.27452-1-ard.biesheuvel@linaro.org> References: <20180215172054.27452-1-ard.biesheuvel@linaro.org> Subject: [edk2] [PATCH edk2-platforms 1/5] Silicon/SynQuaver/DeviceTree: add node for SPI controller X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: joakim.bech@linaro.org, leif.lindholm@linaro.org, Ard Biesheuvel MIME-Version: 1.0 Errors-To: edk2-devel-bounces@lists.01.org Sender: "edk2-devel" Add a node for the SPI controller to the device tree so the OS may attach to it. This is the SPI controller that is attached to the 96boards mezzanine connector on Developer Box. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Ard Biesheuvel --- Silicon/Socionext/SynQuacer/DeviceTree/SynQuacer.dtsi | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+) -- 2.11.0 _______________________________________________ edk2-devel mailing list edk2-devel@lists.01.org https://lists.01.org/mailman/listinfo/edk2-devel Reviewed-by: Leif Lindholm diff --git a/Silicon/Socionext/SynQuacer/DeviceTree/SynQuacer.dtsi b/Silicon/Socionext/SynQuacer/DeviceTree/SynQuacer.dtsi index 9085adb326ab..ba445a50f16f 100644 --- a/Silicon/Socionext/SynQuacer/DeviceTree/SynQuacer.dtsi +++ b/Silicon/Socionext/SynQuacer/DeviceTree/SynQuacer.dtsi @@ -538,4 +538,22 @@ clock-names = "core", "iface"; dma-coherent; }; + + clk_alw_1_8: spi_ihclk { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <125000000>; + clock-output-names = "iHCLK"; + }; + + spi: spi@54810000 { + compatible = "socionext,synquacer-spi"; + reg = <0x0 0x54810000 0x0 0x1000>; + clocks = <&clk_alw_1_8>; + clock-names = "iHCLK"; + socionext,use-rtm; + socionext,set-aces; + #address-cells = <1>; + #size-cells = <0>; + }; }; From patchwork Thu Feb 15 17:20:51 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ard Biesheuvel X-Patchwork-Id: 128486 Delivered-To: patch@linaro.org Received: by 10.46.124.24 with SMTP id x24csp1984685ljc; Thu, 15 Feb 2018 09:21:16 -0800 (PST) X-Google-Smtp-Source: AH8x226/6lXzOSB2+ZPoq+MurRT5v93QKyuDIUPxe4oTVofSGZIlMI19/qy09Kz2LnGMwGh1xqfK X-Received: by 2002:a17:902:2f84:: with SMTP id t4-v6mr3045535plb.81.1518715276426; Thu, 15 Feb 2018 09:21:16 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518715276; cv=none; d=google.com; s=arc-20160816; b=TK7m+V9cWqzRyJYZ91YjcHME+xeei0imD+4CH2tTMSjZKfOVdG7hR0XAbFax3RiePP jPegpp9Y7BgC2EC9VgBdzLW7rmNQC4LLm4/jw7qGVynWT6vBasJeJg+Ts0Ah5jFUN/h8 FsSc/h/R5KZLsGpw1g4wshaSvIKh9dRtXB8/R1hSSCQaJVVA7GfHus8g6yOP6JL5svNi ALB9VNtns+Vx8RCs8UjrvFsvsf9HvhkWZ2PA3zzIJrl8V8Uy/WzShcWCx8wSEx3hqE4t KUMu+SddKaoCGwgh6khUOV/JvVE3dHjaXUaaCvb5pED2Ro+m59UruyiCPkGju8i4U0AG cZhg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version:cc :list-subscribe:list-help:list-post:list-archive:list-unsubscribe :list-id:precedence:subject:references:in-reply-to:message-id:date :to:from:dkim-signature:delivered-to:arc-authentication-results; bh=QwO50bv1DS1njrCWZ4FGzM9/xt/S+QRg7lHmIu+9PkY=; b=V/kud3TkThDMn0IQaeIPU2ENR35CP4Qn+uKc8JRYIvZXIByj6s0PKHtl9SrcJM8ZyF KheOqSCpHlRYCgvrki+9wbw8DTIbrfF1K0+ZuaSNbryeDdN5XOg3nRaMeWBJ1Rp4h2MM ToNyi5VX9YeSO3vMD+qp+q/hllPlWV8dZ9qslC1UgTO07lajQSgu3MZ1Q4UxIN5bPao9 MLHd2RhUhbv3zd0OzuDs7feyjLAqKVy7cSVeJW4JW7pBH4oNTcXxEHSiw7pB8dZd3xBm 4rxsDH6RlG35s4LM6wVRbYnOOZhYLWs3GZi6B3MowpdvTNYtuBNDsL51u9iktzXZXea9 N10Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=TWKaYnmm; spf=pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from ml01.01.org (ml01.01.org. [2001:19d0:306:5::1]) by mx.google.com with ESMTPS id i70si299026pgc.264.2018.02.15.09.21.16 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 15 Feb 2018 09:21:16 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) client-ip=2001:19d0:306:5::1; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=TWKaYnmm; spf=pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from [127.0.0.1] (localhost [IPv6:::1]) by ml01.01.org (Postfix) with ESMTP id D276321CF1D1C; Thu, 15 Feb 2018 09:15:22 -0800 (PST) X-Original-To: edk2-devel@lists.01.org Delivered-To: edk2-devel@lists.01.org Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=2a00:1450:400c:c09::241; helo=mail-wm0-x241.google.com; envelope-from=ard.biesheuvel@linaro.org; receiver=edk2-devel@lists.01.org Received: from mail-wm0-x241.google.com (mail-wm0-x241.google.com [IPv6:2a00:1450:400c:c09::241]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id AC7AD220F33C5 for ; Thu, 15 Feb 2018 09:15:18 -0800 (PST) Received: by mail-wm0-x241.google.com with SMTP id r71so2252772wmd.1 for ; Thu, 15 Feb 2018 09:21:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=75D+OrMbvGCO9ZMwrXpum6Lo927/mMGz7MgX9hKvWII=; b=TWKaYnmmRAIuUZOCw8p8sRC41BR9OeIuNjTgFBu69L/XIqqJYRAG0D+62O/k/7SHbL l5kHqiFZzvTy+V08Noryc5dUarhteyLlSzj/jhXZxWe39G1qQjr9lgJv8FbflyT+5dSV Ha2oV+DVqKl2CVxLHlbdeO7Drlnaw4RRlGzqg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=75D+OrMbvGCO9ZMwrXpum6Lo927/mMGz7MgX9hKvWII=; b=opCf6Ve4ceedWH7ybtMZPwyL9hYivx79pVZ9x8rbbm9pAnlyPn3hfr587adgIwbbaN zFTGv/+hK2klc4x30GkCKuK3IDoun71PxYdOH1JQcNWf2/w3qK7lev5pND0EyG+v3CUm ltq4lZomnaTjdVA91LWSYYWDkFAAaXJmVXj01WzABPNBnnOMB0Lo/0IjfnveY24DeA9u WwCB3ZZcJdELhoBMxMoQdbB3UBYl4NxbaNZqYi/3lbB/o8a8WveDxo2SfE89NZJ+8Dqu eLXYE2dCfTbBVaR6HMtA4vWTze6JecNg8ixJXMU528ruCU8dJp2qVc+QCBTNu3E7Pjnm dMiQ== X-Gm-Message-State: APf1xPAE9Jb0qwS5OP3cwfEG6krQHu9JbWERQ5gef9O+143pv7I2gh4n Sv+lzpHBs3mulTrMN7iRyp670r9KFGg= X-Received: by 10.28.14.134 with SMTP id 128mr2938526wmo.2.1518715269946; Thu, 15 Feb 2018 09:21:09 -0800 (PST) Received: from localhost.localdomain ([154.145.114.50]) by smtp.gmail.com with ESMTPSA id j125sm14142363wmd.19.2018.02.15.09.21.08 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 15 Feb 2018 09:21:08 -0800 (PST) From: Ard Biesheuvel To: edk2-devel@lists.01.org Date: Thu, 15 Feb 2018 17:20:51 +0000 Message-Id: <20180215172054.27452-3-ard.biesheuvel@linaro.org> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20180215172054.27452-1-ard.biesheuvel@linaro.org> References: <20180215172054.27452-1-ard.biesheuvel@linaro.org> Subject: [edk2] [PATCH edk2-platforms 2/5] Silicon/SynQuaver/DeviceTree: add node for I2C controller X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: joakim.bech@linaro.org, leif.lindholm@linaro.org, Ard Biesheuvel MIME-Version: 1.0 Errors-To: edk2-devel-bounces@lists.01.org Sender: "edk2-devel" Add a node for the I2C controller #1 to the device tree so the OS may attach to it. This is the I2C controller that is attached to the 96boards mezzanine connector on Developer Box. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Ard Biesheuvel --- Silicon/Socionext/SynQuacer/DeviceTree/SynQuacer.dtsi | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+) -- 2.11.0 _______________________________________________ edk2-devel mailing list edk2-devel@lists.01.org https://lists.01.org/mailman/listinfo/edk2-devel diff --git a/Silicon/Socionext/SynQuacer/DeviceTree/SynQuacer.dtsi b/Silicon/Socionext/SynQuacer/DeviceTree/SynQuacer.dtsi index ba445a50f16f..9ec752956d05 100644 --- a/Silicon/Socionext/SynQuacer/DeviceTree/SynQuacer.dtsi +++ b/Silicon/Socionext/SynQuacer/DeviceTree/SynQuacer.dtsi @@ -556,4 +556,22 @@ #address-cells = <1>; #size-cells = <0>; }; + + clk_i2c: i2c_pclk { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <62500000>; + clock-output-names = "pclk"; + }; + + i2c: i2c@51210000 { + compatible = "socionext,synquacer-i2c"; + reg = <0x0 0x51210000 0x0 0x1000>; + interrupts = ; + clocks = <&clk_i2c>; + clock-names = "pclk"; + clock-frequency = <400>; + #address-cells = <1>; + #size-cells = <0>; + }; }; From patchwork Thu Feb 15 17:20:52 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ard Biesheuvel X-Patchwork-Id: 128487 Delivered-To: patch@linaro.org Received: by 10.46.124.24 with SMTP id x24csp1984726ljc; Thu, 15 Feb 2018 09:21:18 -0800 (PST) X-Google-Smtp-Source: AH8x224ggVLzhH57atu0LTxBX4QsjfjpqR/9dOsjKiXbhQIIDeBKcOg3rYRwl7eNjZXRtkrOe8BR X-Received: by 10.99.176.68 with SMTP id z4mr932831pgo.74.1518715278587; Thu, 15 Feb 2018 09:21:18 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518715278; cv=none; d=google.com; s=arc-20160816; b=mLeKpPBIbRtyjCnCZQj0IswzJJlcDEG8w6jOe60AcKz5V+wLZMbo65VmJogKcJOHQa lui5NQ78yObeHZvBaGSMeqiFWJvAdLU/HAh22V8z35job/V3R7E2Ljv44piwKqw8s5YI Ct07xnnJ6AseLoHBlBQIk2UBkZlSvHDHhdqb8Mdv6ezMxA0lIbvTdxrZJMTQYThQl7Hq La6PFSzB/pUa7AO81ROXcUewZUsa2Wfmmj85n086QlBdjann1/EO1epU6HOoDNt/BP1k go/AAlH9uchFeU88oQTFLH7pPHDILQKN32vtXcBZKNlTdZ9mhdaW4RD0TYuHKvGJ/Ijh tM+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version:cc :list-subscribe:list-help:list-post:list-archive:list-unsubscribe :list-id:precedence:subject:references:in-reply-to:message-id:date :to:from:dkim-signature:delivered-to:arc-authentication-results; bh=RStfDculwyj2el0j8qwJWoas/piECWEyCBCUyAhbEZ8=; b=SqVDv+LRBB2wNVM+MEezwKZ15NxezcSwqn+4Z16Znm1R0kGyTJpyzXLkp5fiH0BE2g A7QhqlNV8gcBB1aKMJF62tCX67gLY6umLnqojxbNtDOF5XR7Vud83V7b6muiMzD2p/KD ZI/us0ZF4zyzLIoNnie3qWTvSb1pNl0vTdDuuD1h8PYK8UQWBbElLuCMhvyvpDtudEPm njm5wCYBlipDVdjx/BfnDESqYpkJZM9ZUMelF2mN5QkmHkamWD/33+SY53o0gKe4W9tT gLCZt84mcsxDhGZvLVl6QcLsXg7DvyW2z9/lxhg6ndqAV+HED/LuADA03NcGdW509rrb Ip1Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=J8OURmiG; spf=pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from ml01.01.org (ml01.01.org. [2001:19d0:306:5::1]) by mx.google.com with ESMTPS id l1si1491340pgn.324.2018.02.15.09.21.18 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 15 Feb 2018 09:21:18 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) client-ip=2001:19d0:306:5::1; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=J8OURmiG; spf=pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from [127.0.0.1] (localhost [IPv6:::1]) by ml01.01.org (Postfix) with ESMTP id 3EB2C21E0B9FA; Thu, 15 Feb 2018 09:15:23 -0800 (PST) X-Original-To: edk2-devel@lists.01.org Delivered-To: edk2-devel@lists.01.org Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=2a00:1450:400c:c0c::242; helo=mail-wr0-x242.google.com; envelope-from=ard.biesheuvel@linaro.org; receiver=edk2-devel@lists.01.org Received: from mail-wr0-x242.google.com (mail-wr0-x242.google.com [IPv6:2a00:1450:400c:c0c::242]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id CE0442095C73C for ; Thu, 15 Feb 2018 09:15:20 -0800 (PST) Received: by mail-wr0-x242.google.com with SMTP id m5so437271wrg.1 for ; Thu, 15 Feb 2018 09:21:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=CZ4wAcsT+5wWRMMosjNqCDK5dspmhDLlbCKqgfVVz5A=; b=J8OURmiGQy0dgz3F+36nPalRwgM9MAzWMuW5eJC3Ps58W8AWQrCsXiWehqj2I/mLsP P5CZgpiDYiZNy4QhWZjbxQCJK5zqsvZS2rw3IKOHLNWf2iEC2G7k6FCgtv858h9hXGMR CV9zcZhtse+qQSg9buITLyvVOONvZe1qB17/o= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=CZ4wAcsT+5wWRMMosjNqCDK5dspmhDLlbCKqgfVVz5A=; b=dBmHWB7nGvNm21xdqIQBFQmCMQ279U3wxDHstolLZ6fTSw3W2GlbPDj3ofNu2BFPHH tJgItOeI63QES02/WAbspxoNv+5cgBF7/PyoMCFUaJfSkVil6Wyv6t2gfG2YbeCR2f4/ DF1zgT0yhXQ4phKCrvJRZ9hxnzNFs8a8R72eL76Ap2MN/kSP63s/8uUaidVUX94yy6Rh cwkhqUmZoWLeHyryojkg5QPkb1MfYYIfM6Yu4CrlwF3wE3i3GjSoHq+XX95dyq0tnL+S p4eE5wzOtrr1j/5HdYYpSOgcE68wnX9rwwyCzpTvlLmGX0/QEeawQlexrzE3++ZuG5EL 98mA== X-Gm-Message-State: APf1xPDDBoIrK4NyPZgRsAzECnWNPDGGe+Qlz9UPRiuQaUzA9wHRbyuN zdhBZEppH/XcPDxjfI2NBJEq7AVEQtw= X-Received: by 10.223.175.235 with SMTP id y43mr3071031wrd.41.1518715271893; Thu, 15 Feb 2018 09:21:11 -0800 (PST) Received: from localhost.localdomain ([154.145.114.50]) by smtp.gmail.com with ESMTPSA id j125sm14142363wmd.19.2018.02.15.09.21.10 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 15 Feb 2018 09:21:10 -0800 (PST) From: Ard Biesheuvel To: edk2-devel@lists.01.org Date: Thu, 15 Feb 2018 17:20:52 +0000 Message-Id: <20180215172054.27452-4-ard.biesheuvel@linaro.org> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20180215172054.27452-1-ard.biesheuvel@linaro.org> References: <20180215172054.27452-1-ard.biesheuvel@linaro.org> Subject: [edk2] [PATCH edk2-platforms 3/5] Platform: add support for 96boards Secure96 mezzanine adapter X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: joakim.bech@linaro.org, leif.lindholm@linaro.org, Ard Biesheuvel MIME-Version: 1.0 Errors-To: edk2-devel-bounces@lists.01.org Sender: "edk2-devel" Add an overlay device tree describing the Secure96 mezzanine adapter, parameterised using PCDs. This allows this image, and the accompanying driver to be incorporated into any platform that may have such a board connected to its 96board low speed (LS) connector. Note that this relies on runtime support for overlays, which is part of our FdtLib implementation. However, no overlay support is required in the device tree compiler, since this support is fairly new (and it is rather hard to pass phandle names via PCDs anyway). So instead, the accompanying driver retrieves the phandle of the GPIO programmatically, and pokes it into the overlay before applying it. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Ard Biesheuvel --- Platform/96boards/Secure96/DeviceTree/DeviceTree.inf | 40 +++++ Platform/96boards/Secure96/DeviceTree/Secure96.dts | 74 ++++++++++ Platform/96boards/Secure96/Secure96.dec | 56 +++++++ Platform/96boards/Secure96/Secure96Dxe/Secure96Dxe.c | 153 ++++++++++++++++++++ Platform/96boards/Secure96/Secure96Dxe/Secure96Dxe.inf | 51 +++++++ 5 files changed, 374 insertions(+) -- 2.11.0 _______________________________________________ edk2-devel mailing list edk2-devel@lists.01.org https://lists.01.org/mailman/listinfo/edk2-devel diff --git a/Platform/96boards/Secure96/DeviceTree/DeviceTree.inf b/Platform/96boards/Secure96/DeviceTree/DeviceTree.inf new file mode 100644 index 000000000000..4bf087551a80 --- /dev/null +++ b/Platform/96boards/Secure96/DeviceTree/DeviceTree.inf @@ -0,0 +1,40 @@ +## @file +# +# Device tree overlay for the 96boards Secure96 Mezzanine board +# +# Copyright (c) 2018, Linaro Ltd. All rights reserved. +# +# This program and the accompanying materials +# are licensed and made available under the terms and conditions of the BSD License +# which accompanies this distribution. The full text of the license may be found at +# http://opensource.org/licenses/bsd-license.php +# +# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, +# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. +# +## + +[Defines] + INF_VERSION = 0x0001001A + BASE_NAME = Secure96DeviceTree + FILE_GUID = ae548d4c-9062-4eed-835f-f510f8fc48af # gSecure96DtbFileGuid + MODULE_TYPE = USER_DEFINED + VERSION_STRING = 1.0 + +[Sources] + Secure96.dts + +[Packages] + MdePkg/MdePkg.dec + Platform/96boards/Secure96/Secure96.dec + +[FixedPcd] + gSecure96TokenSpaceGuid.PcdGpioLedPolarity + gSecure96TokenSpaceGuid.PcdGpioLedU1 + gSecure96TokenSpaceGuid.PcdGpioLedU2 + gSecure96TokenSpaceGuid.PcdGpioLedU3 + gSecure96TokenSpaceGuid.PcdGpioLedU4 + gSecure96TokenSpaceGuid.PcdGpioParent + gSecure96TokenSpaceGuid.PcdSha204I2cAddress + gSecure96TokenSpaceGuid.PcdEcc508I2cAddress + gSecure96TokenSpaceGuid.PcdSpiTpmCs diff --git a/Platform/96boards/Secure96/DeviceTree/Secure96.dts b/Platform/96boards/Secure96/DeviceTree/Secure96.dts new file mode 100644 index 000000000000..1506a41b98de --- /dev/null +++ b/Platform/96boards/Secure96/DeviceTree/Secure96.dts @@ -0,0 +1,74 @@ +/** @file + * Copyright (c) 2018, Linaro Limited. All rights reserved. + * + * This program and the accompanying materials are licensed and made + * available under the terms and conditions of the BSD License which + * accompanies this distribution. The full text of the license may be + * found at http://opensource.org/licenses/bsd-license.php + * + * THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, + * WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR + * IMPLIED. + */ + +#define GPIO_PARENT_PLACEHOLDER_PHANDLE 0x0 + +/dts-v1/; +/plugin/; + +/ { + fragment@0 { + target-path = "I2C_PARENT_PLACEHOLDER_STRING"; + __overlay__ { + atsha204a { + compatible = "atmel,atsha204a"; + reg = ; + }; + atecc508a { + compatible = "atmel,atecc508a"; + reg = ; + }; + }; + }; + + fragment@1 { + target-path = "SPI_PARENT_PLACEHOLDER_STRING"; + __overlay__ { + tpm { + compatible = "infineon,slb9670"; + reg = ; + spi-max-frequency = <22500000>; + }; + }; + }; + + fragment@2 { + target-path = "/"; + __overlay__ { + gpio-leds { + compatible = "gpio-leds"; + + secure96-u1 { + gpios = ; + }; + secure96-u2 { + gpios = ; + }; + secure96-u3 { + gpios = ; + }; + secure96-u4 { + gpios = ; + }; + }; + }; + }; +}; diff --git a/Platform/96boards/Secure96/Secure96.dec b/Platform/96boards/Secure96/Secure96.dec new file mode 100644 index 000000000000..e2699eb324d7 --- /dev/null +++ b/Platform/96boards/Secure96/Secure96.dec @@ -0,0 +1,56 @@ +## @file +# +# Device tree overlay for the 96boards Secure96 Mezzanine board +# +# Copyright (c) 2018, Linaro Ltd. All rights reserved. +# +# This program and the accompanying materials +# are licensed and made available under the terms and conditions of the BSD License +# which accompanies this distribution. The full text of the license may be found at +# http://opensource.org/licenses/bsd-license.php +# +# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, +# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. +# +## + +[Defines] + DEC_SPECIFICATION = 0x0001001A + PACKAGE_NAME = Secure96 + PACKAGE_GUID = 3e7de94f-01ac-47f1-a8e6-3c4a4ce1338e + PACKAGE_VERSION = 0.1 + +[Guids] + # PCD scope GUID + gSecure96TokenSpaceGuid = { 0x76eb3f47, 0x4d9f, 0x455e, { 0x8f, 0xd9, 0xcc, 0x48, 0x03, 0x87, 0xb8, 0x3e } } + + # file GUID of the Secure96 DTB overlay + gSecure96DtbFileGuid = { 0xae548d4c, 0x9062, 0x4eed, { 0x83, 0x5f, 0xf5, 0x10, 0xf8, 0xfc, 0x48, 0xaf } } + + # GUID to be installed by the platform as a protocol if the Secure96 mezzanine is present + gSecure96HardwarePresent = { 0x87e1c994, 0xebd9, 0x41b7, { 0x82, 0x8a, 0x4a, 0x92, 0x87, 0x14, 0x98, 0xa7 } } + +[PcdsFixedAtBuild] + # ASCII DT path to the GPIO parent node of the Secure 96 LEDs (e.g., "/gpio@51000000") + gSecure96TokenSpaceGuid.PcdGpioParent|""|VOID*|0x00000001 + + # GPIO polarity for the Secure96 LEDs (0 == GPIO_ACTIVE_HIGH, 1 == GPIO_ACTIVE_LOW) + gSecure96TokenSpaceGuid.PcdGpioLedPolarity|0|UINT32|0x00000002 + + # GPIO pin numbers for the Secure96 LEDs + gSecure96TokenSpaceGuid.PcdGpioLedU1|0|UINT32|0x00000003 + gSecure96TokenSpaceGuid.PcdGpioLedU2|0|UINT32|0x00000004 + gSecure96TokenSpaceGuid.PcdGpioLedU3|0|UINT32|0x00000005 + gSecure96TokenSpaceGuid.PcdGpioLedU4|0|UINT32|0x00000006 + + # ASCII DT path to the I2C parent node of the Secure 96 (e.g., "/i2c@51210000") + gSecure96TokenSpaceGuid.PcdI2cParent|""|VOID*|0x00000007 + + gSecure96TokenSpaceGuid.PcdSha204I2cAddress|0x60|UINT32|0x00000008 + gSecure96TokenSpaceGuid.PcdEcc508I2cAddress|0x61|UINT32|0x00000009 + + # ASCII DT path to the SPI parent node of the Secure 96 (e.g., "/spi@54810000") + gSecure96TokenSpaceGuid.PcdSpiParent|""|VOID*|0x0000000A + + # SPI CS number for the Secure96 TPM + gSecure96TokenSpaceGuid.PcdSpiTpmCs|0|UINT32|0x0000000B diff --git a/Platform/96boards/Secure96/Secure96Dxe/Secure96Dxe.c b/Platform/96boards/Secure96/Secure96Dxe/Secure96Dxe.c new file mode 100644 index 000000000000..46c63fdfac57 --- /dev/null +++ b/Platform/96boards/Secure96/Secure96Dxe/Secure96Dxe.c @@ -0,0 +1,153 @@ +/** @file + 96boards Secure96 mezzanine board DXE driver. + + Copyright (c) 2018, Linaro, Ltd. All rights reserved.
+ + This program and the accompanying materials are licensed and made available + under the terms and conditions of the BSD License which accompanies this + distribution. The full text of the license may be found at + http://opensource.org/licenses/bsd-license.php + + THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, + WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. +**/ + +#include +#include +#include +#include +#include +#include + +STATIC CONST CHAR8 mLedNodes[][46] = { + "/fragment@2/__overlay__/gpio-leds/secure96-u1", + "/fragment@2/__overlay__/gpio-leds/secure96-u2", + "/fragment@2/__overlay__/gpio-leds/secure96-u3", + "/fragment@2/__overlay__/gpio-leds/secure96-u4", +}; + +STATIC +VOID +SetOverlayFragmentTarget ( + VOID *Overlay, + CONST CHAR8 *NodeName, + CONST CHAR8 *Target + ) +{ + INT32 Node; + INT32 Err; + + Node = fdt_path_offset (Overlay, NodeName); + ASSERT (Node > 0); + + Err = fdt_setprop (Overlay, Node, "target-path", Target, + AsciiStrLen (Target) + 1); + if (Err) { + DEBUG ((DEBUG_ERROR, "%a: fdt_setprop() failed - %a\n", + __FUNCTION__, fdt_strerror (Err))); + } +} + +STATIC +VOID +FixupOverlay ( + VOID *Dtb, + VOID *Overlay + ) +{ + INT32 Node; + UINT32 GpioPhandle; + UINTN Idx; + UINT32 *GpioProp; + INT32 Err; + + // + // Set the correct GPIO phandle in the LED nodes + // + Node = fdt_path_offset (Dtb, FixedPcdGetPtr (PcdGpioParent)); + ASSERT (Node > 0); + + GpioPhandle = fdt_get_phandle (Dtb, Node); + if (!GpioPhandle) { + // + // Node has no phandle yet -> create one + // + GpioPhandle = 1 + fdt_get_max_phandle (Dtb); + ASSERT (GpioPhandle >= 1); + + Err = fdt_setprop_u32 (Dtb, Node, "phandle", GpioPhandle); + if (Err) { + DEBUG ((DEBUG_ERROR, + "%a: fdt_setprop_u32(.., .., \"phandle\", 0x%x) failed - %a\n", + __FUNCTION__, GpioPhandle, fdt_strerror (Err))); + } + } + + for (Idx = 0; Idx < ARRAY_SIZE (mLedNodes); Idx++) { + Node = fdt_path_offset (Overlay, mLedNodes[Idx]); + ASSERT (Node > 0); + + GpioProp = fdt_getprop_w (Overlay, Node, "gpios", NULL); + ASSERT (GpioProp != NULL); + + *GpioProp = cpu_to_fdt32 (GpioPhandle); + } + + SetOverlayFragmentTarget (Overlay, "/fragment@0", + FixedPcdGetPtr (PcdI2cParent)); + + SetOverlayFragmentTarget (Overlay, "/fragment@1", + FixedPcdGetPtr (PcdSpiParent)); +} + +EFI_STATUS +EFIAPI +Secure96DxeEntryPoint ( + IN EFI_HANDLE ImageHandle, + IN EFI_SYSTEM_TABLE *SystemTable + ) +{ + EFI_STATUS Status; + VOID *Dtb; + VOID *Overlay; + UINTN OverlaySize; + INT32 Err; + + // + // Find the DTB in the configuration table array. If it isn't there, just + // bail without an error: we may be running on an ACPI platform even if + // this driver does not support it [yet]. + // + Status = EfiGetSystemConfigurationTable (&gFdtTableGuid, &Dtb); + if (Status == EFI_NOT_FOUND) { + return EFI_SUCCESS; + } + ASSERT_EFI_ERROR (Status); + + // + // Load the raw overlay DTB image by its file GUID. + // + Status = GetSectionFromAnyFv (&gSecure96DtbFileGuid, + EFI_SECTION_RAW, 0, &Overlay, &OverlaySize); + ASSERT_EFI_ERROR (Status); + if (EFI_ERROR (Status)) { + return EFI_NOT_FOUND; + } + + // + // Fix up unresolved references in the overlay. + // + FixupOverlay (Dtb, Overlay); + + // + // Merge the overlay with the DTB + // + Err = fdt_overlay_apply (Dtb, Overlay); + if (Err) { + DEBUG ((DEBUG_ERROR, "%a: fdt_overlay_apply() failed - %a\n", + __FUNCTION__, fdt_strerror (Err))); + return EFI_NOT_FOUND; + } + + return EFI_SUCCESS; +} diff --git a/Platform/96boards/Secure96/Secure96Dxe/Secure96Dxe.inf b/Platform/96boards/Secure96/Secure96Dxe/Secure96Dxe.inf new file mode 100644 index 000000000000..9374f7992c25 --- /dev/null +++ b/Platform/96boards/Secure96/Secure96Dxe/Secure96Dxe.inf @@ -0,0 +1,51 @@ +## @file +# +# Copyright (c) 2018, Linaro, Ltd. All rights reserved.
+# +# This program and the accompanying materials +# are licensed and made available under the terms and conditions of the BSD License +# which accompanies this distribution. The full text of the license may be found at +# http://opensource.org/licenses/bsd-license.php +# +# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, +# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. +# +## + +[Defines] + INF_VERSION = 0x0001001A + BASE_NAME = Secure96Dxe + FILE_GUID = 31519ec4-65f1-4790-b223-aa9330dd75fd + MODULE_TYPE = DXE_DRIVER + VERSION_STRING = 1.0 + ENTRY_POINT = Secure96DxeEntryPoint + +[Sources] + Secure96Dxe.c + +[Packages] + EmbeddedPkg/EmbeddedPkg.dec + MdeModulePkg/MdeModulePkg.dec + MdePkg/MdePkg.dec + Platform/96boards/Secure96/Secure96.dec + +[LibraryClasses] + BaseLib + DebugLib + DxeServicesLib + FdtLib + UefiDriverEntryPoint + UefiLib + +[Guids] + gFdtTableGuid + gSecure96DtbFileGuid + gSecure96HardwarePresent + +[FixedPcd] + gSecure96TokenSpaceGuid.PcdGpioParent + gSecure96TokenSpaceGuid.PcdI2cParent + gSecure96TokenSpaceGuid.PcdSpiParent + +[Depex] + gSecure96HardwarePresent From patchwork Thu Feb 15 17:20:53 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ard Biesheuvel X-Patchwork-Id: 128488 Delivered-To: patch@linaro.org Received: by 10.46.124.24 with SMTP id x24csp1984762ljc; Thu, 15 Feb 2018 09:21:21 -0800 (PST) X-Google-Smtp-Source: AH8x227BoR84nA1golDz0uey5BHXvxYDxZA5eWntO+kkBNh13K06AJE+t0Pl168VDtcBxatIgzP9 X-Received: by 2002:a17:902:7e0d:: with SMTP id b13-v6mr3152700plm.97.1518715280968; Thu, 15 Feb 2018 09:21:20 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518715280; cv=none; d=google.com; s=arc-20160816; b=sGKrQ37Jta7wPVe0CfWCie9jG+uG3vVI/E1YDkftaZ8rwOAZHm65yXV/ojRwnUb3O9 eQ71axtvTBY8EfVEnHfJZPcfsVTAQhe1y8lhdpZksqVsEq/eRuzosL9hSTmKBlBtg48o 3OssccKjNPrr9YjHHcbjPIFIBVRLKJ/U8W507bkadFh7XKrKrDaV52Wgx9ORp4048HnA CkxqJvrVidQAfDcqX1ED8eeh2Px+tnlW99dh2q0ZFyQ3Y+h95DtU7sT09IqJ+KzD2Ln5 5XObPjPby4mys0BF2EiYt/hC5qGqHYy0e1LS4PpJc3OnVlHn55cWSw95Ie7D1PFUhiyq F6Yw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version:cc :list-subscribe:list-help:list-post:list-archive:list-unsubscribe :list-id:precedence:subject:references:in-reply-to:message-id:date :to:from:dkim-signature:delivered-to:arc-authentication-results; bh=aQY1PMhateG23GYO0WF9bI4Gp4zzgEjEjlyLCkJeftA=; b=Z9vGMWvd+cSSmmVxl6ZApTe/zvMtKjys7rrFmBoOm47GTglSLaJN0fPYs4hNTwZXU3 bE5ClDEgQ1QJS7Frv4/AF12s5gBCKyuKeaJTuorE1y8+c2lV57L/1y5dUsV8AWnlfunm yFB4HpNffLyWfI9ZhzaHURjKPu+rNyemhCyceNAnTwDmU5So8dXdP6eI4gSzHyXokimt CVJ2PYB3Yh44hU0ue+LJ6Aq/6Wako11PDi/nqPZNoNEmQr90wiCl/393rkOMwEpbs+ad 8yAREiDBekA2qvhIZ5B/ipRJVtRm64jcEe+lBAohLkig6EXwm5jdkiFuSaS7ePcC070U 5TNA== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=bmELpXGg; spf=pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 198.145.21.10 as permitted sender) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from ml01.01.org (ml01.01.org. [198.145.21.10]) by mx.google.com with ESMTPS id n10-v6si36593plk.255.2018.02.15.09.21.20 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 15 Feb 2018 09:21:20 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 198.145.21.10 as permitted sender) client-ip=198.145.21.10; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=bmELpXGg; spf=pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 198.145.21.10 as permitted sender) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from [127.0.0.1] (localhost [IPv6:::1]) by ml01.01.org (Postfix) with ESMTP id 9544F21F0DA69; Thu, 15 Feb 2018 09:15:24 -0800 (PST) X-Original-To: edk2-devel@lists.01.org Delivered-To: edk2-devel@lists.01.org Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=2a00:1450:400c:c09::244; helo=mail-wm0-x244.google.com; envelope-from=ard.biesheuvel@linaro.org; receiver=edk2-devel@lists.01.org Received: from mail-wm0-x244.google.com (mail-wm0-x244.google.com [IPv6:2a00:1450:400c:c09::244]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 67A0721CF1CE6 for ; Thu, 15 Feb 2018 09:15:22 -0800 (PST) Received: by mail-wm0-x244.google.com with SMTP id v123so2195095wmd.5 for ; Thu, 15 Feb 2018 09:21:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=QYmLPZQGxHt2IVC/aznl+oWrvDMsqQhT1JoEhsDhth4=; b=bmELpXGgOPHL5RzydqFrx2dyWQ55HT16XUZ7uxjO9w5b10ppH3n/dFYy7igK+OjC8h VovNtNjyaR13ZyE/yV8BRbTo18ia/BcJ/KZjpqnMVAtl9PgFk7Kh+zB7vjcrXRsl/dvm ihvoA607/5EJ1Kenhqrbl+iX/8REJovnacDBc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=QYmLPZQGxHt2IVC/aznl+oWrvDMsqQhT1JoEhsDhth4=; b=QdQJP0ymsDAqkwM5uglopUcGPKjjFD3ruoEw1EUgNw4KtKAZ96ppaw5kko1wJvo762 XWYg+T0anZn+4YbQ5Ym8iqEH3keratVo/6j2EgLqaaKBa4i9w5liYw5Q45WZ3BqQM2tG fsvEyiHDx0Ce2dixJGnkbaxW3Ot+dcOO96DCwJb+dg1GMchNEEKThksUzvzU+spCKSGG ZfnqbkNBCdbOoEQGBo3fvWpLCQWZiYAiol6yveIcdt12bte2dQBR6FK4ORlcFu98dvr3 pTgHVNdDwnby5epknQXvJDr/wmOx4qPynj+86BziBPBALF0RvWxY6rSLzOodoAJwNHID f/bw== X-Gm-Message-State: APf1xPBei8wVvTza4svjjBGTdCtfT839eFtLfZNwv4vFQ1G7ki8paVvm FlCCs1Z0vtOyi1LAP/RBsTaL0MKcdUU= X-Received: by 10.28.157.206 with SMTP id g197mr2514165wme.96.1518715273598; Thu, 15 Feb 2018 09:21:13 -0800 (PST) Received: from localhost.localdomain ([154.145.114.50]) by smtp.gmail.com with ESMTPSA id j125sm14142363wmd.19.2018.02.15.09.21.11 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 15 Feb 2018 09:21:12 -0800 (PST) From: Ard Biesheuvel To: edk2-devel@lists.01.org Date: Thu, 15 Feb 2018 17:20:53 +0000 Message-Id: <20180215172054.27452-5-ard.biesheuvel@linaro.org> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20180215172054.27452-1-ard.biesheuvel@linaro.org> References: <20180215172054.27452-1-ard.biesheuvel@linaro.org> Subject: [edk2] [PATCH edk2-platforms 4/5] Silicon/SynQuacer/PlatformDxe: add menu option to select mezzanine X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: joakim.bech@linaro.org, leif.lindholm@linaro.org, Ard Biesheuvel MIME-Version: 1.0 Errors-To: edk2-devel-bounces@lists.01.org Sender: "edk2-devel" 96boards mezzanines are not runtime discoverable, so it is up to the user to tell the firmware what is connected. So add a pulldown entry that allows a selection to be made: note that boards are only expected to have a single LS connector, so a pulldown is appropriate here. If Secure96 has been selected by the user, install the associated GUID as a protocol, which the Secure96Dxe (which installs the DT overlay into the device tree) has a depex on. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Ard Biesheuvel --- Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxe.c | 8 ++++++++ Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxe.inf | 2 ++ Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxeHii.uni | 6 ++++++ Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxeHii.vfr | 8 ++++++++ Silicon/Socionext/SynQuacer/Include/Platform/VarStore.h | 6 +++++- 5 files changed, 29 insertions(+), 1 deletion(-) -- 2.11.0 _______________________________________________ edk2-devel mailing list edk2-devel@lists.01.org https://lists.01.org/mailman/listinfo/edk2-devel diff --git a/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxe.c b/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxe.c index aab830dc3a5a..d57d1bbb52fa 100644 --- a/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxe.c +++ b/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxe.c @@ -327,5 +327,13 @@ PlatformDxeEntryPoint ( ASSERT_EFI_ERROR (Status); } + if (mHiiSettings->InstalledMezzanineType == MEZZANINE_SECURE96) { + Handle = NULL; + Status = gBS->InstallProtocolInterface (&Handle, + &gSecure96HardwarePresent, + EFI_NATIVE_INTERFACE, NULL); + ASSERT_EFI_ERROR (Status); + } + return EFI_SUCCESS; } diff --git a/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxe.inf b/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxe.inf index 49d9deee57ea..f3f913609452 100644 --- a/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxe.inf +++ b/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxe.inf @@ -34,6 +34,7 @@ [Packages] EmbeddedPkg/EmbeddedPkg.dec MdeModulePkg/MdeModulePkg.dec MdePkg/MdePkg.dec + Platform/96boards/Secure96/Secure96.dec Silicon/NXP/Library/Pcf8563RealTimeClockLib/Pcf8563RealTimeClockLib.dec Silicon/Socionext/SynQuacer/Drivers/Net/NetsecDxe/NetsecDxe.dec Silicon/Socionext/SynQuacer/SynQuacer.dec @@ -59,6 +60,7 @@ [Guids] gEfiHiiPlatformSetupFormsetGuid gFdtTableGuid gNetsecNonDiscoverableDeviceGuid + gSecure96HardwarePresent gSynQuacerNonDiscoverableI2cMasterGuid gSynQuacerNonDiscoverableRuntimeI2cMasterGuid gSynQuacerPlatformFormSetGuid diff --git a/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxeHii.uni b/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxeHii.uni index 2eca8bbba8c3..707540542616 100644 --- a/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxeHii.uni +++ b/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxeHii.uni @@ -33,3 +33,9 @@ #string STR_EMMC_DISABLED #language en-US "Disabled" #string STR_EMMC_ENABLED #language en-US "Enabled" + +#string STR_MEZZANINE_SELECT_PROMPT #language en-US "96boards mezzanine" +#string STR_MEZZANINE_SELECT_HELP #language en-US "The type of mezzanine board plugged into the 96boards LS connector" + +#string STR_MEZZANINE_NONE #language en-US "None/Unknown" +#string STR_MEZZANINE_SECURE96 #language en-US "Secure96" diff --git a/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxeHii.vfr b/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxeHii.vfr index ea35e902b2d7..6c348aa0a29b 100644 --- a/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxeHii.vfr +++ b/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/PlatformDxeHii.vfr @@ -70,6 +70,14 @@ formset option text = STRING_TOKEN(STR_EMMC_ENABLED), value = EMMC_ENABLED, flags = 0; endoneof; + oneof varid = SynQuacerPlatformSettings.InstalledMezzanineType, + prompt = STRING_TOKEN(STR_MEZZANINE_SELECT_PROMPT), + help = STRING_TOKEN(STR_MEZZANINE_SELECT_HELP), + flags = NUMERIC_SIZE_1 | INTERACTIVE | RESET_REQUIRED, + option text = STRING_TOKEN(STR_MEZZANINE_NONE), value = MEZZANINE_NONE, flags = DEFAULT; + option text = STRING_TOKEN(STR_MEZZANINE_SECURE96), value = MEZZANINE_SECURE96, flags = 0; + endoneof; + subtitle text = STRING_TOKEN(STR_NULL_STRING); endform; diff --git a/Silicon/Socionext/SynQuacer/Include/Platform/VarStore.h b/Silicon/Socionext/SynQuacer/Include/Platform/VarStore.h index fbbcbd7d3eec..a723f78a738a 100644 --- a/Silicon/Socionext/SynQuacer/Include/Platform/VarStore.h +++ b/Silicon/Socionext/SynQuacer/Include/Platform/VarStore.h @@ -22,12 +22,16 @@ #define PCIE_MAX_SPEED_UNLIMITED 0x0 #define PCIE_MAX_SPEED_GEN1 0x1 +#define MEZZANINE_NONE 0x0 +#define MEZZANINE_SECURE96 0x1 + typedef struct { UINT8 EnableEmmc; UINT8 PcieSlot0MaxSpeed; UINT8 PcieSlot1MaxSpeed; UINT8 PcieSlot2MaxSpeed; - UINT8 Reserved[4]; + UINT8 InstalledMezzanineType; + UINT8 Reserved[3]; } SYNQUACER_PLATFORM_VARSTORE_DATA; #endif From patchwork Thu Feb 15 17:20:54 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ard Biesheuvel X-Patchwork-Id: 128489 Delivered-To: patch@linaro.org Received: by 10.46.124.24 with SMTP id x24csp1984824ljc; Thu, 15 Feb 2018 09:21:23 -0800 (PST) X-Google-Smtp-Source: AH8x225x/vERFzH7x0txIJPPIBfoLxB/8CxChluAHbr1n6lNFznTmu4zKqPWpRnhtkbm/oHmwDoP X-Received: by 2002:a17:902:bf01:: with SMTP id bi1-v6mr3152014plb.254.1518715283632; Thu, 15 Feb 2018 09:21:23 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518715283; cv=none; d=google.com; s=arc-20160816; b=UENDcOPIrA6LY09+eshswoIL5DP6Xxzu38lx1X6cHp/jRr/asfuyJQAOrZVdKhJNOR 2HZml5C+9si0jnTk/8lWT4Yebd8yDFAoGDS2iKwruvWDbRHh006u8m90I6s2Dkd8PrI0 LtPUH2Tq8FoQ+tyzNMHMidNWXLAANzCapVPfYWaJv9vv7oC9jvlF2bMZE8ZsMRnX64Gu GVFdj3bOrEWCwBeg2JfDUL0ii5q4BhrP/YCHvbTPsC6uXnAqOJ5MHzIpGhYBW2JX7kCj lbt+HsDmDK3moY1D6G+wZ/KKDf9zhRG8oQojuBUCbVGPh1u6a4T0K8kiZrAa8lVske8p LpNg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version:cc :list-subscribe:list-help:list-post:list-archive:list-unsubscribe :list-id:precedence:subject:references:in-reply-to:message-id:date :to:from:dkim-signature:delivered-to:arc-authentication-results; bh=AmTw0DlV2yHFPqHRiuYTtLCR8xl+S6kbXIPgQOm28H8=; b=vKEY9CUMVslU6i0vmfuh3na54vx/4yy3YlVGoHuSHhnQQDexLb1wNKXz825b0gUT/L iTVFDtIaWuLn/hQaAuXpPdNfC/wFyGx3/nA0GOPDsO/puGHZCbQT9lv1hcDh5BP2BlNN XBfq9UGRdmqcZ1zaAEgCgo1oC46VmGppuvZ+ydTiwQ8/BmlsH867cPEGhSkZ/WN7RodW mrXBtDWUJWx7yYtPEZzcuTTsuPvxq6wV2E64klf+jt11lA3DYYmJHauTHck+w0QNu/i9 lPG6Pv2w0ddO+H7oBkCLT7inio48NzK2ffIs37GvuYgrA8c8IiL+PDNo4nw6NYbw2Ce9 ezPQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=GgC8qt7n; spf=pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from ml01.01.org (ml01.01.org. [2001:19d0:306:5::1]) by mx.google.com with ESMTPS id j1-v6si2659304pld.106.2018.02.15.09.21.23 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 15 Feb 2018 09:21:23 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) client-ip=2001:19d0:306:5::1; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=GgC8qt7n; spf=pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from [127.0.0.1] (localhost [IPv6:::1]) by ml01.01.org (Postfix) with ESMTP id 0C5AF21F0DA7E; Thu, 15 Feb 2018 09:15:26 -0800 (PST) X-Original-To: edk2-devel@lists.01.org Delivered-To: edk2-devel@lists.01.org Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=2a00:1450:400c:c0c::243; helo=mail-wr0-x243.google.com; envelope-from=ard.biesheuvel@linaro.org; receiver=edk2-devel@lists.01.org Received: from mail-wr0-x243.google.com (mail-wr0-x243.google.com [IPv6:2a00:1450:400c:c0c::243]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 10FD721F0DA4A for ; Thu, 15 Feb 2018 09:15:23 -0800 (PST) Received: by mail-wr0-x243.google.com with SMTP id 34so396799wre.13 for ; Thu, 15 Feb 2018 09:21:16 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=WHduvIc6AEyj4lo6cO16bInCBVHMJLowoIlEf2LBEFo=; b=GgC8qt7nnaO6ncfZW8OcsGadMTz+HWJ7H2zH0I5/MlZHKGMsJ+qVVODCKgnu/C3GDJ Ry0ZtqNMOqQVYVKuUO2IPza6BV9KlfoSZiy0Kryh5a/WY0qSp6SHHNjLhFj4uJuD5U/B /UPtRE0NInDXjTQ/NSKN99yVf/BmgNvnq/NTQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=WHduvIc6AEyj4lo6cO16bInCBVHMJLowoIlEf2LBEFo=; b=W9hEBbvwRTYQG3nGp6yMWq0QbwiOJNuIeNFoHZNr/iVW1sO3aX5qDwDsVdOOl1JISr dYVSbfgM1WForSolr/na1otaax1Bx2uN07mOe3f3xVrZHoeBDIvu/9U1Q5x6LJHcSU9a gSMiR+Yt7uR+6qU8cFHp1tNGfWaKkjYGE5uyfRwbpBEqFNgMqwr4ztczJSWGdZovR66f RDG4Fyhx/nwivDtm0lV10DLcBdc/dtcxUYLSWqcx+kZViqev1FrcjH8W9bEPlowjpq3K gt+CiglJGPQiZ6F2VyqpDZ1+JU8+BcSb22czPt157bqLvQHlUFU78Tiq+sLMaB/ZPgqo 3FMA== X-Gm-Message-State: APf1xPBPxKvHk05/jCD+0gIyPgRi0HDFXbRpO8mswLo34lt5COhdd6H4 m+c7xE/5r0i3RkEt7QwZVje4uTXP2MU= X-Received: by 10.223.144.163 with SMTP id i32mr3366753wri.73.1518715275188; Thu, 15 Feb 2018 09:21:15 -0800 (PST) Received: from localhost.localdomain ([154.145.114.50]) by smtp.gmail.com with ESMTPSA id j125sm14142363wmd.19.2018.02.15.09.21.13 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 15 Feb 2018 09:21:14 -0800 (PST) From: Ard Biesheuvel To: edk2-devel@lists.01.org Date: Thu, 15 Feb 2018 17:20:54 +0000 Message-Id: <20180215172054.27452-6-ard.biesheuvel@linaro.org> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20180215172054.27452-1-ard.biesheuvel@linaro.org> References: <20180215172054.27452-1-ard.biesheuvel@linaro.org> Subject: [edk2] [PATCH edk2-platforms 5/5] Platform/Socionext/DeveloperBox: add Secure96 support X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: joakim.bech@linaro.org, leif.lindholm@linaro.org, Ard Biesheuvel MIME-Version: 1.0 Errors-To: edk2-devel-bounces@lists.01.org Sender: "edk2-devel" Add the drivers and set the PCD values according to our integration of the LS connector on Developer Box so that, when selected in the menu, the device tree presented in the OS is augmented with nodes describing the various peripherals that are present on the Secure96 mezzanine board. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Ard Biesheuvel --- Platform/Socionext/DeveloperBox/DeveloperBox.dsc | 21 ++++++++++++++++++++ Platform/Socionext/DeveloperBox/DeveloperBox.fdf | 6 ++++++ 2 files changed, 27 insertions(+) -- 2.11.0 _______________________________________________ edk2-devel mailing list edk2-devel@lists.01.org https://lists.01.org/mailman/listinfo/edk2-devel diff --git a/Platform/Socionext/DeveloperBox/DeveloperBox.dsc b/Platform/Socionext/DeveloperBox/DeveloperBox.dsc index 1e39c29d7910..39bee17dccc1 100644 --- a/Platform/Socionext/DeveloperBox/DeveloperBox.dsc +++ b/Platform/Socionext/DeveloperBox/DeveloperBox.dsc @@ -33,6 +33,9 @@ [Defines] [BuildOptions] RELEASE_*_*_CC_FLAGS = -DMDEPKG_NDEBUG -U_FORTIFY_SOURCE -D_FORTIFY_SOURCE=0 + # add ample padding to the DTC so we can apply 96boards mezzanine overlays + *_*_*_DTC_FLAGS = -p 1024 + [BuildOptions.common.EDKII.DXE_CORE,BuildOptions.common.EDKII.DXE_DRIVER,BuildOptions.common.EDKII.UEFI_DRIVER,BuildOptions.common.EDKII.UEFI_APPLICATION] GCC:*_*_*_DLINK_FLAGS = -z common-page-size=0x1000 @@ -396,6 +399,18 @@ [PcdsFixedAtBuild.common] !endif gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareRevision|$(BUILD_NUMBER) + # + # 96boards Secure96 mezzanine support + # + gSecure96TokenSpaceGuid.PcdGpioLedPolarity|0 + gSecure96TokenSpaceGuid.PcdGpioLedU1|20 + gSecure96TokenSpaceGuid.PcdGpioLedU2|19 + gSecure96TokenSpaceGuid.PcdGpioLedU3|22 + gSecure96TokenSpaceGuid.PcdGpioLedU4|21 + gSecure96TokenSpaceGuid.PcdGpioParent|"/gpio@51000000" + gSecure96TokenSpaceGuid.PcdI2cParent|"/i2c@51210000" + gSecure96TokenSpaceGuid.PcdSpiParent|"/spi@54810000" + [PcdsPatchableInModule] gEfiMdeModulePkgTokenSpaceGuid.PcdVideoHorizontalResolution|0 gEfiMdeModulePkgTokenSpaceGuid.PcdVideoVerticalResolution|0 @@ -642,6 +657,12 @@ [Components.common] SignedCapsulePkg/Universal/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.inf # + # 96board mezzanine support + # + Platform/96boards/Secure96/DeviceTree/DeviceTree.inf + Platform/96boards/Secure96/Secure96Dxe/Secure96Dxe.inf + + # # I2C # Silicon/Socionext/SynQuacer/Drivers/SynQuacerI2cDxe/SynQuacerI2cDxe.inf diff --git a/Platform/Socionext/DeveloperBox/DeveloperBox.fdf b/Platform/Socionext/DeveloperBox/DeveloperBox.fdf index c2bc5aa85739..35e2e64c8c93 100644 --- a/Platform/Socionext/DeveloperBox/DeveloperBox.fdf +++ b/Platform/Socionext/DeveloperBox/DeveloperBox.fdf @@ -237,6 +237,12 @@ [FV.FvMain] } # + # 96board mezzanine support + # + INF RuleOverride = DTB Platform/96boards/Secure96/DeviceTree/DeviceTree.inf + INF Platform/96boards/Secure96/Secure96Dxe/Secure96Dxe.inf + + # # I2C # INF Silicon/Socionext/SynQuacer/Drivers/SynQuacerI2cDxe/SynQuacerI2cDxe.inf