Toggle navigation
Patchwork
linux-kselftest
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Submitter =
Charlie Jenkins
| State =
Action Required
| Archived =
No
| 37 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Search
Archived
No
Yes
Both
Delegate
------
Nobody
andy.doan@linaro.org
andy.doan@linaro.org
Apply
Patch
Series
S/W/F
Date
Submitter
Delegate
State
[v4,16/16] selftests: riscv: Support xtheadvector in vector tests
[v4,01/16] dt-bindings: riscv: Add xtheadvector ISA extension description
-
-
-
2024-04-26
Charlie Jenkins
New
[v4,15/16] selftests: riscv: Fix vector tests
[v4,01/16] dt-bindings: riscv: Add xtheadvector ISA extension description
-
-
-
2024-04-26
Charlie Jenkins
New
[v4,14/16] riscv: hwprobe: Document thead vendor extensions and xtheadvector extension
[v4,01/16] dt-bindings: riscv: Add xtheadvector ISA extension description
-
-
-
2024-04-26
Charlie Jenkins
New
[v4,13/16] riscv: hwprobe: Add thead vendor extension probing
[v4,01/16] dt-bindings: riscv: Add xtheadvector ISA extension description
-
-
-
2024-04-26
Charlie Jenkins
New
[v4,12/16] riscv: vector: Support xtheadvector save/restore
[v4,01/16] dt-bindings: riscv: Add xtheadvector ISA extension description
-
-
-
2024-04-26
Charlie Jenkins
New
[v4,11/16] riscv: Add xtheadvector instruction definitions
[v4,01/16] dt-bindings: riscv: Add xtheadvector ISA extension description
-
-
-
2024-04-26
Charlie Jenkins
New
[v4,10/16] riscv: csr: Add CSR encodings for VCSR_VXRM/VCSR_VXSAT
[v4,01/16] dt-bindings: riscv: Add xtheadvector ISA extension description
-
-
-
2024-04-26
Charlie Jenkins
New
[v4,09/16] RISC-V: define the elements of the VCSR vector CSR
[v4,01/16] dt-bindings: riscv: Add xtheadvector ISA extension description
-
-
-
2024-04-26
Charlie Jenkins
New
[v4,08/16] riscv: Convert xandespmu to use the vendor extension framework
[v4,01/16] dt-bindings: riscv: Add xtheadvector ISA extension description
-
-
-
2024-04-26
Charlie Jenkins
New
[v4,07/16] riscv: cpufeature: Extract common elements from extension checking
[v4,01/16] dt-bindings: riscv: Add xtheadvector ISA extension description
-
-
-
2024-04-26
Charlie Jenkins
New
[v4,06/16] riscv: Introduce vendor variants of extension helpers
[v4,01/16] dt-bindings: riscv: Add xtheadvector ISA extension description
-
-
-
2024-04-26
Charlie Jenkins
New
[v4,05/16] riscv: Extend cpufeature.c to detect vendor extensions
[v4,01/16] dt-bindings: riscv: Add xtheadvector ISA extension description
-
-
-
2024-04-26
Charlie Jenkins
New
[v4,04/16] riscv: dts: allwinner: Add xtheadvector to the D1/D1s devicetree
[v4,01/16] dt-bindings: riscv: Add xtheadvector ISA extension description
-
-
-
2024-04-26
Charlie Jenkins
New
[v4,03/16] riscv: vector: Use vlenb from DT
[v4,01/16] dt-bindings: riscv: Add xtheadvector ISA extension description
-
-
-
2024-04-26
Charlie Jenkins
New
[v4,02/16] dt-bindings: riscv: cpus: add a vlen register length property
[v4,01/16] dt-bindings: riscv: Add xtheadvector ISA extension description
-
-
-
2024-04-26
Charlie Jenkins
New
[v4,01/16] dt-bindings: riscv: Add xtheadvector ISA extension description
[v4,01/16] dt-bindings: riscv: Add xtheadvector ISA extension description
-
-
-
2024-04-26
Charlie Jenkins
New
[v3,08/17] riscv: Introduce vendor variants of extension helpers
riscv: Support vendor extensions and xtheadvector
-
-
-
2024-04-21
Charlie Jenkins
New
[v3,07/17] riscv: Extend cpufeature.c to detect vendor extensions
riscv: Support vendor extensions and xtheadvector
-
-
-
2024-04-21
Charlie Jenkins
New
[v3,06/17] riscv: Fix extension subset checking
riscv: Support vendor extensions and xtheadvector
-
-
-
2024-04-21
Charlie Jenkins
New
[v3,04/17] riscv: vector: Use vlenb from DT
riscv: Support vendor extensions and xtheadvector
-
-
-
2024-04-21
Charlie Jenkins
New
[v3,01/17] riscv: cpufeature: Fix thead vector hwcap removal
riscv: Support vendor extensions and xtheadvector
-
-
-
2024-04-21
Charlie Jenkins
New
[19/19] selftests: riscv: Support xtheadvector in vector tests
[01/19] dt-bindings: riscv: Add vendorid and archid
-
-
-
2024-04-12
Charlie Jenkins
New
[17/19] riscv: hwprobe: Document vendor extensions and xtheadvector extension
[01/19] dt-bindings: riscv: Add vendorid and archid
-
-
-
2024-04-12
Charlie Jenkins
New
[15/19] riscv: hwcap: Add v to hwcap if xtheadvector enabled
[01/19] dt-bindings: riscv: Add vendorid and archid
-
-
-
2024-04-12
Charlie Jenkins
New
[13/19] riscv: vector: Support xtheadvector save/restore
[01/19] dt-bindings: riscv: Add vendorid and archid
-
-
-
2024-04-12
Charlie Jenkins
New
[09/19] riscv: uaccess: Add alternative for xtheadvector uaccess
[01/19] dt-bindings: riscv: Add vendorid and archid
-
-
-
2024-04-12
Charlie Jenkins
New
[07/19] riscv: Optimize riscv_cpu_isa_extension_(un)likely()
[01/19] dt-bindings: riscv: Add vendorid and archid
-
-
-
2024-04-12
Charlie Jenkins
New
[01/19] dt-bindings: riscv: Add vendorid and archid
[01/19] dt-bindings: riscv: Add vendorid and archid
-
-
-
2024-04-12
Charlie Jenkins
New
riscv: selftests: Add signal handling vector tests
riscv: selftests: Add signal handling vector tests
-
-
-
2024-04-03
Charlie Jenkins
New
[v8,1/4] RISC-V: mm: Restrict address space for sv39,sv48,sv57
[v8,1/4] RISC-V: mm: Restrict address space for sv39,sv48,sv57
-
-
-
2023-07-27
Charlie Jenkins
New
[v7,1/4] RISC-V: mm: Restrict address space for sv39,sv48,sv57
RISC-V: mm: Make SV48 the default address space
-
-
-
2023-07-26
Charlie Jenkins
New
[v6,4/4] RISC-V: mm: Document mmap changes
RISC-V: mm: Make SV48 the default address space
-
-
-
2023-07-14
Charlie Jenkins
New
[v6,2/4] RISC-V: mm: Add tests for RISC-V mm
RISC-V: mm: Make SV48 the default address space
-
-
-
2023-07-14
Charlie Jenkins
New
[v6,1/4] RISC-V: mm: Restrict address space for sv39,sv48,sv57
RISC-V: mm: Make SV48 the default address space
-
-
-
2023-07-14
Charlie Jenkins
New
[RESEND,v3,2/2] RISC-V: mm: Update documentation and include test
RISC-V: mm: Make SV48 the default address space
-
-
-
2023-07-05
Charlie Jenkins
New
[RESEND,v3,1/2] RISC-V: mm: Restrict address space for sv39,sv48,sv57
RISC-V: mm: Make SV48 the default address space
-
-
-
2023-07-05
Charlie Jenkins
New
[1/2] RISC-V: mm: Restrict address space for sv39,sv48,sv57
[1/2] RISC-V: mm: Restrict address space for sv39,sv48,sv57
-
-
-
2023-06-26
Charlie Jenkins
New