Message ID | d41b4ecd51a3337b41c41b67c4adc704f7a766ed.1567077734.git.viresh.kumar@linaro.org |
---|---|
State | New |
Headers | show
Delivered-To: patch@linaro.org Received: by 2002:a92:d204:0:0:0:0:0 with SMTP id y4csp2092680ily; Thu, 29 Aug 2019 04:36:32 -0700 (PDT) X-Google-Smtp-Source: APXvYqyMXid8iyjYamTgyvZ8I0eglJCpVzZU6DOmglkiKPKT764aBE1s7CzKvWQnf2jGUq8x7CVC X-Received: by 2002:a17:90a:e2c5:: with SMTP id fr5mr9354701pjb.122.1567078592863; Thu, 29 Aug 2019 04:36:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1567078592; cv=none; d=google.com; s=arc-20160816; b=n0wEAlML58y1fYuQn/7b1xDWcTnpR0KDl82UsqnVedv0bzWzOnpwhAgbMDMCX4sGEQ JuDIeKwGs0NBBxV4/CSZesCpxkViTMTX5sFCWSEr3cwwTucDbYS3EzZ0daYz+jMfO94J AzlaPfY78vnY1VTL6IZTeM8UNiLw6SlTM8eMXCdyXccvIqqt8dB7l5BOg18R3kMjh7kO enLY4k0mt2pvNl+r3JL99OtQJqazpgkLjlykHn2B98U8OgwpsM1tFaaegvtz9bMs/WN3 pw6DNGXcp0HthWxMkka1156t5lkNIo/zlst8Zw1YyhfJ0h2YYWmpKf8S6+AkE/tBcxWd VdIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=z7GSqiJ6aBNFVvBBcZiH2v3S1Pbs9vo106t8SFNGIe4=; b=wKdtzk1WSziT3mCTnTcKShyXG8VjuZeW1FS7uXDGr2GN0ZiHy33MppVUJNd/qTtXiW BDECCAiV2tycsd182iKUHIFoW2vXeM55FA384T2KuQbk6KqpETfktSj2Ed82EaiuSfPd y/2Vxzcdn8fPTJVAmyGjUSCJmzPZpqZHFUU6XksEOuYOv+wDwBhQ9OfjZ0vJCAI9znSM wn9EmnCOzuJM7sxa+00P+LNFeoBXmyKG8WcuvZYJNIDtesF3ispECRwS8RDDNiKCF5YJ 3NTJtKXfSS2p0aZytItThKJBoYYbXqIQotbjwCw9tGLIw4V80eQWlcxOS+h43UzKXnEW PGEQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=HgYnyGY4; spf=pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=stable-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: <stable-owner@vger.kernel.org> Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c67si2276378pfb.211.2019.08.29.04.36.32; Thu, 29 Aug 2019 04:36:32 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=HgYnyGY4; spf=pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=stable-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727182AbfH2Lgc (ORCPT <rfc822;naresh.kamboju@linaro.org> + 14 others); Thu, 29 Aug 2019 07:36:32 -0400 Received: from mail-pf1-f195.google.com ([209.85.210.195]:38962 "EHLO mail-pf1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727066AbfH2Lgc (ORCPT <rfc822;stable@vger.kernel.org>); Thu, 29 Aug 2019 07:36:32 -0400 Received: by mail-pf1-f195.google.com with SMTP id y200so1866593pfb.6 for <stable@vger.kernel.org>; Thu, 29 Aug 2019 04:36:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=z7GSqiJ6aBNFVvBBcZiH2v3S1Pbs9vo106t8SFNGIe4=; b=HgYnyGY4Rvd7slKtSgD2nVDXkz275HIQ36S3JKlkT4lokdLsPwPgvEl64gMOtQhwoR BCCxQ+H8X4Q+NI9D0eL8DYKBL/D6asVeu/EasBxUJowSJkoZH1OWjViiWuabjArYWvxb JyBBiReJRZcnDI2MUi4QOmTpU7cwrvuG+CKHjEZt4AwbbvERYwCk+KslDSJq+IZ5qrDo Lhs2nja4pa1NBi/PzS5RBmkR4KhGIicqAWPrDVId+QPTpBD48VQ2aU3ImZ+honyRF5lK Mufu0YHo7Tumu/1P9ZdZS6SiFlTgbuXwyrghtoZuVcxDypApPLumFMO6kc7c9ez0a6WL 9GAw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=z7GSqiJ6aBNFVvBBcZiH2v3S1Pbs9vo106t8SFNGIe4=; b=nnrva1os1hCDdAv3IUe9odhpBUMMudY6lLRxVyfqzifeCioYoGqH4EoYn7gXS5NIaf 1/Pui2+hAV6vLqutc2YPR1NBahwI4Kn69kxrCBbv9S69+EyZYHXNipO3MfMNI58d0sm7 vJXMF3UUelLE5K1+h+YSRJaVcOsdr4/to+DzqjtRqcfHIkHypqOKf3D9LPups7Kxtlom Xsc8gVWRzOHT7anJZ3Z5hTpmyLJckfaSIlLY3kENqn1sgc5VsdRv9OSBQOG6q0cj08r4 zxzgEnKJ+yi1QIG+QgrFlC+RHl9jWXbStbNCWaW5iAYqiVmT4WsI7NNgBh8fnLCzvmhm phTA== X-Gm-Message-State: APjAAAWYhEx6gKZoFCkYjfN0R6KAMhyK6HN2jmXXwv9pm6WHDexnjMCk J0gZWys2ATtSAqJ6ubIgMj6w15XD5V8= X-Received: by 2002:a65:68c8:: with SMTP id k8mr7774608pgt.192.1567078591024; Thu, 29 Aug 2019 04:36:31 -0700 (PDT) Received: from localhost ([122.167.132.221]) by smtp.gmail.com with ESMTPSA id t4sm3412949pfd.109.2019.08.29.04.36.30 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 29 Aug 2019 04:36:30 -0700 (PDT) From: Viresh Kumar <viresh.kumar@linaro.org> To: stable@vger.kernel.org, Julien Thierry <Julien.Thierry@arm.com>, Mark Rutland <mark.rutland@arm.com> Cc: Viresh Kumar <viresh.kumar@linaro.org>, linux-arm-kernel@lists.infradead.org, Catalin Marinas <catalin.marinas@arm.com>, Marc Zyngier <marc.zyngier@arm.com>, Will Deacon <will.deacon@arm.com>, Russell King <rmk+kernel@arm.linux.org.uk>, Vincent Guittot <vincent.guittot@linaro.org>, mark.brown@arm.com Subject: [PATCH ARM64 v4.4 V3 37/44] arm64: KVM: Report SMCCC_ARCH_WORKAROUND_1 BP hardening support Date: Thu, 29 Aug 2019 17:04:22 +0530 Message-Id: <d41b4ecd51a3337b41c41b67c4adc704f7a766ed.1567077734.git.viresh.kumar@linaro.org> X-Mailer: git-send-email 2.21.0.rc0.269.g1a574e7a288b In-Reply-To: <cover.1567077734.git.viresh.kumar@linaro.org> References: <cover.1567077734.git.viresh.kumar@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: stable-owner@vger.kernel.org Precedence: bulk List-ID: <stable.vger.kernel.org> X-Mailing-List: stable@vger.kernel.org |
Series |
V4.4 backport of arm64 Spectre patches
|
expand
|
diff --git a/include/linux/arm-smccc.h b/include/linux/arm-smccc.h index da9f3916f9a9..1f02e4045a9e 100644 --- a/include/linux/arm-smccc.h +++ b/include/linux/arm-smccc.h @@ -73,6 +73,11 @@ ARM_SMCCC_SMC_32, \ 0, 1) +#define ARM_SMCCC_ARCH_WORKAROUND_1 \ + ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, \ + ARM_SMCCC_SMC_32, \ + 0, 0x8000) + #ifndef __ASSEMBLY__ /**