Toggle navigation
Patchwork
qemu-devel
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Series =
target/riscv: support vector extension v0.7.1
| Archived =
No
| 30 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Search
Archived
No
Yes
Both
Delegate
------
Nobody
andy.doan@linaro.org
andy.doan@linaro.org
Apply
Patch
Series
S/W/F
Date
Submitter
Delegate
State
[v10,61/61] target/riscv: configure and turn on vector extension from command line
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,59/61] target/riscv: vector register gather instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,57/61] target/riscv: floating-point scalar move instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
New
[v10,55/61] target/riscv: integer extract instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,53/61] target/riscv: vector iota instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,51/61] target/riscv: vmfirst find-first-set mask bit
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,49/61] target/riscv: vector mask-register logical instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,47/61] target/riscv: vector single-width floating-point reduction instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,45/61] target/riscv: vector single-width integer reduction instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,43/61] target/riscv: widening floating-point/integer type-convert instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
New
[v10,41/61] target/riscv: vector floating-point merge instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
New
[v10,39/61] target/riscv: vector floating-point compare instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,37/61] target/riscv: vector floating-point min/max instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,35/61] target/riscv: vector widening floating-point fused multiply-add instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,33/61] target/riscv: vector widening floating-point multiply
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,31/61] target/riscv: vector widening floating-point add/subtract instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,29/61] target/riscv: vector narrowing fixed-point clip instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,27/61] target/riscv: vector widening saturating scaled multiply-add
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,25/61] target/riscv: vector single-width averaging add and subtract
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,22/61] target/riscv: vector widening integer multiply-add instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,21/61] target/riscv: vector single-width integer multiply-add instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
New
[v10,19/61] target/riscv: vector integer divide instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,17/61] target/riscv: vector integer min/max instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,15/61] target/riscv: vector narrowing integer right shift instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,13/61] target/riscv: vector bitwise logical instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,11/61] target/riscv: vector widening integer add and subtract
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,09/61] target/riscv: add vector amo operations
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,06/61] target/riscv: add vector stride load and store instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,04/61] target/riscv: add vector configure instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded
[v10,02/61] target/riscv: implementation-defined constant parameters
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-20
LIU Zhiwei
Superseded